Machine Learning Jobs in Mountain View, CA
Machine Learning jobs in Mountain View are in high demand, concentrated in the Castro Street corridor, Middlefield Road tech corridor, and the North Bayshore area across AI research, cloud infrastructure, autonomous systems, and consumer software. Employers hiring right now include Google, ServiceNow, and Nuro. Find a role that fits below and apply directly.
Find Machine Learning JobsOverview
Showing 5 of 945+ Machine Learning jobs








At Rhoda AI, we’re building the next generation of generalist intelligent robots. We own the full robotics stack from high-performance hardware and robot systems to the infrastructure and state-of-the-art foundation world models that control our robots. Our robots are designed to be generalists capable of operating in complex, real-world environments and handling long-tail edge cases, made possible by our cutting edge research and end-to-end system design. We've raised over $450M and are investing aggressively in model research, infrastructure, hardware development, and manufacturing scale-up to make generalist robotics a reality.
Running large multimodal foundation models for a growing fleet of robots is expensive. We can't rely on one hardware vendor or the most expensive accelerators. We're looking for an Inference Optimization engineer to make Rhoda's models run fast, correctly, and cheaply on a wide range of hardware: AMD Instinct GPUs, Google TPUs, wafer-scale and dataflow accelerators, consumer GPUs like the RTX 5090, and the Jetson/Thor-class compute on our robots. You'll decide which chip runs which workload, and then make sure it runs well there. You'll work closely with the research, robotics, and infrastructure teams.
What You'll Do
Own cost-efficient inference end-to-end. Make Rhoda's foundation models (vision, video, language, proprioception, action) faster and cheaper to run, measured in latency, throughput, and cost per inference.
Port and optimize models for non-NVIDIA and lower-cost hardware. This includes AMD (ROCm, HIP, MIOpen/hipBLASLt, Composable Kernel), TPU (XLA, JAX, Pallas, PyTorch/XLA), wafer-scale and dataflow accelerators (their SDKs and compilers), and consumer Blackwell GPUs such as the RTX 5090 (FP8/FP4, small memory, multi-GPU setups over PCIe).
Own on-robot inference. Deploy and optimize models on Jetson/Thor-class embedded compute under tight latency, power, thermal, and memory limits, and decide how work is split between the robot and the cloud to meet real-time control requirements.
Evaluate hardware rigorously. Build cost/performance models (perf/$, perf/W, memory capacity and bandwidth, interconnect) for each chip and model family. Write clear recommendations on which hardware to buy or rent for serving, offline evaluation, and on-robot use.
Build hardware-portable optimizations. Write and tune kernels that work across vendors where possible (Triton, Pallas, MLIR-based compilers) and vendor-specific ones where the speedup justifies it. Handle attention, KV cache, memory layout, and fused operators on every backend.
Apply model compression for constrained hardware. Use quantization (INT8, FP8, FP4/MX formats, AWQ/GPTQ), pruning, distillation, and model or tensor parallelism so models fit and perform well on chips with less memory or limited data-type support.
Keep results correct and consistent across backends. Build tests that check numerical parity, policy quality, and robot-relevant behaviour, so a model gives the same results whichever chip it runs on.
Build benchmarking and regression infrastructure across hardware. Track latency baselines, throughput curves, and cost per inference for every model version on every target, with automated detection of regressions.
Work with research engineers to design models that stay efficient and portable from the start, for example by avoiding operators that only exist on one vendor's hardware.
What We're Looking For
2+ years of experience in inference optimization, ML systems, ML compilers, or a closely related field.
Deep hands-on experience with PyTorch.
Strong understanding of compute, memory bandwidth, memory capacity, and interconnect bottlenecks, and how they change from one hardware architecture to another.
Experience with model optimization techniques: quantization (INT8/FP8/FP4, AWQ), distillation, pruning, and compilation (torch.compile, XLA, TensorRT, IREE/MLIR, TVM, or vendor compilers).
Familiarity with inference serving frameworks and their support for different hardware (e.g. vLLM on ROCm/TPU, SGLang, JetStream, Triton Inference Server).
Excellent debugging and measurement skills. You can take "this is slow on chip X" or "this costs too much" and turn it into clear bottlenecks, experiments, and validated improvements.
A high-ownership, pragmatic mindset. You care about the total cost of a solution, not just peak benchmark numbers.
Nice to Have (But Not Required)
Experience optimizing inference for diffusion models.
Production or deep project experience with at least one accelerator stack other than NVIDIA datacenter GPUs: AMD ROCm, Google TPU, wafer-scale and dataflow accelerators, Groq, Tenstorrent, AWS Trainium/Inferentia, Intel Gaudi, or similar, or serious work deploying on consumer GPUs.
Kernel authoring on more than one backend: HIP or Composable Kernel on AMD, Pallas on TPU, Triton on both NVIDIA and AMD, CUTLASS/CuTe.
Contributions to open-source ML compilers or hardware backends (PyTorch, OpenXLA, Triton, vLLM, IREE, TVM).
Experience running inference on wafer-scale systems, TPU pods, or fleets of consumer GPUs.
Hands-on experience with Jetson/Thor-class platforms (TensorRT on Jetson, JetPack, DLA, power and thermal profiling).
Experience with multimodal or video model inference (variable-length sequences, packing/bucketing).
Speculative decoding, continuous batching, disaggregated prefill/decode, or other LLM serving optimizations.
Experience with streaming or low-latency systems for real-time robot control.
Experience working with hardware vendors on driver or compiler bugs and early-access silicon.
Why This Role
Direct impact on cost and scale. Every gain in perf/$ you deliver lowers the cost of serving models and evaluating new ones, and of putting capable models on many more robots.
Strategic influence over hardware. Your benchmarks and recommendations will directly shape which accelerators Rhoda buys and builds on, in the cloud and on the robot.
High ownership on a small, elite team. You'll own the optimization layer that decides how fast and how cheaply our foundation models run in the real world, on every target we use.
See All 945+ Machine Learning Jobs in Mountain View
Find roles in Mountain View that match your experience and apply in just a few clicks.
Find Machine Learning JobsMachine Learning Job Market in Mountain View
Who's Hiring
- Google154

- ServiceNow142

- Nuro130

- Intuit71

- Unity Technologies71

Top Industries Hiring
- Technology & Software189
- Electronics & Hardware71
- Automotive47
- Artificial Intelligence47
- Banking & Financial Services47
Machine Learning Jobs in Mountain View: Frequently Asked Questions
How do I get a machine learning job in Mountain View?
Machine learning hiring in Mountain View centers on AI research labs, autonomous vehicle programs, and cloud platform teams clustered in North Bayshore and along Middlefield Road. Candidates with hands-on experience in large language models, computer vision, or reinforcement learning have a clear edge here. Targeting roles at the semiconductor and search infrastructure companies concentrated in this corridor also opens doors that general applications to broader Bay Area markets miss.
Which companies hire machine learnings in Mountain View?
Employers hiring machine learnings in Mountain View right now include Google, ServiceNow, and Nuro, based on current listings on Migrate Mate as of November 2026. Mountain View's employer mix skews heavily toward established technology platforms and well-funded AI-focused startups with deep research arms.
Are there remote machine learning jobs in Mountain View?
Yes, though availability depends on the role: research and modeling work tends to be more remote-flexible, while roles tied to on-site infrastructure, robotics, or hardware labs are typically in-person. About 38% of machine learning openings tied to Mountain View are remote or hybrid as of November 2026, with the most flexibility found in data science and applied modeling positions rather than embedded systems or lab-based research roles.
How can I get a machine learning job in Mountain View with little or no experience?
The most realistic entry path in Mountain View is through associate machine learning engineer or data analyst roles at mid-size AI startups along the Middlefield Road corridor, which hire entry-level candidates with strong portfolio projects more readily than large platform companies. Internships and research assistant positions at Mountain View-based applied AI teams also convert to full-time roles regularly. A publicly demonstrable project in natural language processing, recommendation systems, or predictive modeling gives candidates a concrete edge in local conversations.
Which industries hire the most machine learnings in Mountain View?
Mountain View machine learning roles concentrate in Technology & Software, Electronics & Hardware, and Automotive, based on current listings on Migrate Mate as of November 2026. Mountain View's position as the headquarters city for several major search, autonomous systems, and cloud infrastructure companies means those sectors generate a disproportionate share of local machine learning demand year-round.
Related Jobs in California
See All 945+ Machine Learning Jobs in Mountain View
Find roles in Mountain View that match your experience and apply in just a few clicks.
Find Machine Learning Jobs