Ic Design Engineer Jobs in San Jose, CA
Ic Design Engineer jobs in San Jose, California are concentrated in Silicon Valley's core corridors, from North San Jose and Alviso to Milpitas and the broader Great Mall area, with demand driven by semiconductor, fabless chip design, and consumer electronics firms. Employers hiring right now include Cadence Design Systems, Cisco, and AMD. Find a role that fits below and apply directly.
Find Ic Design Engineer JobsOverview
Showing 5 of 44+ Ic Design Engineer jobs











Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job.
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Broadcom is looking for a lead STA/ Synthesis engineer. In this role, you will be contributing to constraint development, constraint validation, synthesis, audits (CDC, RDC, Static Equivalence, Low Power) and timing closure of mission critical IP and ASIC blocks in advanced technology nodes
Responsibilities Include:
- Develop and validate timing constraints for intricate SoC designs.
- Perform static timing analysis (STA) using industry-standard tools (e.g., PrimeTime, Tempus)
- Perform synthesis and run static audits (CDC, RDC, Low Power, equivalence) for high speed, complex digital and mixed signal blocks
- Define and implement timing signoff methodologies, including process corners, derates, and uncertainties.
- Conduct pre-route timing checks and quality of results (QoR) analysis.
- Automate timing analysis processes using scripting languages such as Tcl or Perl.
- Provide guidance on clock tree synthesis and optimization for energy-efficient designs.
- Ensure compliance with timing signoff checklists and criteria.
- Generate timing ECO's for timing closure
- Drive timing closure for complex IP and ASIC blocks
Qualifications:
- Experience with high-complexity silicon in advanced technology nodes.
- Familiarity with timing constraint development for hierarchical designs.
- Knowledge of clock tree planning and implementation for SoCs.
- Experience with timing ECO creation and final timing signoff.
- Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (e.g., Tcl, Perl).
- Proficiency in using synthesis and audit tools (DC-T, Genus, Fishtail, VCLP, Formality)
- Strong understanding of ASIC design flows, including RTL and place-and-route.
- Excellent problem-solving skills and attention to detail.
- Effective communication and teamwork abilities.
- Ability to work independently in a fast paced, cross geographical environment.
- Direct or indirect experience with RTL/ Design is a plus
- At a minimum Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 7+ years of related experience. At this level post-graduate coursework is highly desirable
Compensation and Benefits
The annual base salary range for this position is USD 143,800.00 To USD 230,000.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
See All 44 Ic Design Engineer Jobs in San Jose
Find roles in San Jose that match your experience and apply in just a few clicks.
Find Ic Design Engineer JobsIc Design Engineer Job Market in San Jose
Who's Hiring
- Cadence Design Systems10

- Cisco7

- AMD3

- Etched3

- Cadence3

Top Industries Hiring
- Technology & Software
- Electronics & Hardware
Ic Design Engineer Jobs in San Jose: Frequently Asked Questions
How do I get a ic design engineer job in San Jose?
Focus your search on San Jose's semiconductor and fabless chip design ecosystem, which is denser here than almost anywhere else in the country. Employers in North San Jose, the Alviso corridor, and nearby Milpitas cluster heavily around analog, mixed-signal, and digital IC roles. Candidates with tape-out experience, proficiency in Cadence or Synopsys toolchains, and familiarity with advanced process nodes stand out in this market.
Which companies hire ic design engineers in San Jose?
Employers hiring ic design engineers in San Jose right now include Cadence Design Systems, Cisco, and AMD, based on current listings on Migrate Mate as of November 2026. San Jose's local market skews toward established semiconductor firms, fabless startups, and IP licensing companies, many of which maintain dedicated design centers within the city itself.
Are there remote ic design engineer jobs in San Jose?
Yes, though with meaningful limits, since IC design work often requires access to secure EDA tool licenses, lab hardware, and tape-out environments that are difficult to replicate remotely. About 50% of ic design engineer openings tied to San Jose are remote or hybrid as of November 2026. Verification, documentation, and some front-end RTL work tend to offer the most scheduling flexibility in San Jose roles.
How can I get a ic design engineer job in San Jose with little or no experience?
The most realistic entry path in San Jose is targeting design validation or physical design support roles at mid-size fabless companies, which are more open to junior hires than large established chipmakers. San Jose-area firms regularly recruit from nearby universities and often post internship-to-hire pipelines. Building hands-on experience with open-source VLSI tools, contributing to academic tape-out projects, and targeting roles like layout engineer or design verification engineer gives early-career candidates a concrete foothold.
Which industries hire the most ic design engineers in San Jose?
Most ic design engineer openings in San Jose sit in Technology & Software and Electronics & Hardware, per current listings on Migrate Mate as of November 2026. San Jose's position as the geographic center of Silicon Valley means semiconductor development, consumer electronics hardware, and wireless communications infrastructure collectively drive the bulk of local hiring for this role.
Related Jobs in California
See All 44 Ic Design Engineer Jobs in San Jose
Find roles in San Jose that match your experience and apply in just a few clicks.
Find Ic Design Engineer Jobs