Senior Level ASIC Design Engineer Jobs
Senior level asic design engineer jobs place experienced engineers at the center of architectural decisions, IP ownership, and the cross-functional teams that bring complex silicon from concept to tape-out. Roles are concentrated across Technology & Software, Electronics & Hardware, and Telecommunications, with 33% offering remote or hybrid work, and employers like NVIDIA, Cisco, and Rivian hiring at this level now.
Find JobsOverview
Showing 5 of 7+ Senior Level ASIC Design Engineer jobs
Senior ASIC Design Verification Engineer - Slingshot
This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office.
Who We Are:
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.
Job Description:
About the Team and the Project
Our team develops HPE Slingshot, an industry-leading interconnect used in some of the world's largest HPC and AI systems. As a Senior Design Verification Engineer, you will work alongside experienced architects, logic designers, and verification engineers on the switch and NIC ASICs for a future generation of Slingshot. You will own significant verification scope, set technical direction for a block or subsystem, and help shape how our team applies emerging agentic AI workflows to solve complex engineering problems.
In this role you will be responsible for all phases of pre-silicon design verification, including design verification methodology, test-plan development, testbench development, coverage closure, and sign-off reviews.
Responsibilities
- Follow and help define the team's design verification methodology.
- Develop SystemVerilog and UVM testbench components, including bus functional models that drive and monitor stimulus.
- Plan and implement block and integration level scoreboards and checkers to verify functional behavior.
- Write and analyze functional coverage, providing input to block level milestones.
- Triage regression failures and identify logic bugs, while driving bug closure.
- Apply scripting, automation, and AI-assisted and agentic tools to improve the speed and quality of the verification process.
- Provide guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence.
- Participate in and provide input on the process for selection of future technical leaders.
- Drive VLSI innovation and integration of new technologies into projects and activities in the design organization.
Education and Experience Required
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
- 10+ years of experience in VLSI design, verification, or implementation.
Knowledge and Skills
- Expert level knowledge of SystemVerilog and of OVM or UVM methodologies.
- Expert level knowledge of programming and scripting languages, hardware description languages, electronic design automation (EDA), and/or FPGA tools.
- Expert level analytical and problem solving skills.
- Ability to excel in a distributed team environment.
- Executive level written and verbal communication skills; mastery in English.
Preferred Skills
- Experience verifying high-speed networking, switching, or NIC ASICs.
- Experience with agentic AI coding tools and workflows applied to verification.
- Experience with Python, Perl, Tcl, or another scripting language in Linux development environments.
- Experience working as part of a geographically distributed team.
Accessibility
HPE is committed to creating an inclusive and accessible workplace and encourages applications from all qualified individuals, including those with disabilities. If you believe you require accommodation during any stage of the application or interview process, please submit your request by completing our secure form linked here.
Note: This option is reserved for applicants needing assistance/reasonable accommodation related to a disability.
What We Can Offer You:
Health & Wellbeing
We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
Personal & Professional Development
We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.
Unconditional Inclusion
We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
Job:
Engineering
Job Level:
TCP_04
The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 147,000 - 279,000 in Colorado // 140,000 - 321,000 in Minnesota & Wisconsin
The listed salary range reflects base salary. Variable incentives may also be offered.
Information about employee benefits offered in the US can be found at myhperewards.com/main/new-hire-enrollment.html
The estimated job application period closure is February 1 2027; this timeline is provided for transparency and internal planning purposes.
HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together.
Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.
HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.
Recruitment Fraud Alert
We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.
All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual’s own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.
Senior ASIC Design Verification Engineer - Slingshot
This role has been designed as 'Hybrid' with a requirement that you will work on average 2 days per week from an HPE office.
Who We Are:
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.
Job Description:
About the Team and the Project
Our team develops HPE Slingshot, an industry-leading interconnect used in some of the world's largest HPC and AI systems. As a Senior Design Verification Engineer, you will work alongside experienced architects, logic designers, and verification engineers on the switch and NIC ASICs for a future generation of Slingshot. You will own significant verification scope, set technical direction for a block or subsystem, and help shape how our team applies emerging agentic AI workflows to solve complex engineering problems.
In this role you will be responsible for all phases of pre-silicon design verification, including design verification methodology, test-plan development, testbench development, coverage closure, and sign-off reviews.
Responsibilities
- Follow and help define the team's design verification methodology.
- Develop SystemVerilog and UVM testbench components, including bus functional models that drive and monitor stimulus.
- Plan and implement block and integration level scoreboards and checkers to verify functional behavior.
- Write and analyze functional coverage, providing input to block level milestones.
- Triage regression failures and identify logic bugs, while driving bug closure.
- Apply scripting, automation, and AI-assisted and agentic tools to improve the speed and quality of the verification process.
- Provide guidance and mentoring to less experienced staff members to set an example of VLSI design and development innovation and excellence.
- Participate in and provide input on the process for selection of future technical leaders.
- Drive VLSI innovation and integration of new technologies into projects and activities in the design organization.
Education and Experience Required
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
- 10+ years of experience in VLSI design, verification, or implementation.
Knowledge and Skills
- Expert level knowledge of SystemVerilog and of OVM or UVM methodologies.
- Expert level knowledge of programming and scripting languages, hardware description languages, electronic design automation (EDA), and/or FPGA tools.
- Expert level analytical and problem solving skills.
- Ability to excel in a distributed team environment.
- Executive level written and verbal communication skills; mastery in English.
Preferred Skills
- Experience verifying high-speed networking, switching, or NIC ASICs.
- Experience with agentic AI coding tools and workflows applied to verification.
- Experience with Python, Perl, Tcl, or another scripting language in Linux development environments.
- Experience working as part of a geographically distributed team.
Accessibility
HPE is committed to creating an inclusive and accessible workplace and encourages applications from all qualified individuals, including those with disabilities. If you believe you require accommodation during any stage of the application or interview process, please submit your request by completing our secure form linked here.
Note: This option is reserved for applicants needing assistance/reasonable accommodation related to a disability.
What We Can Offer You:
Health & Wellbeing
We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
Personal & Professional Development
We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.
Unconditional Inclusion
We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
Job:
Engineering
Job Level:
TCP_04
The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 147,000 - 279,000 in Colorado // 140,000 - 321,000 in Minnesota & Wisconsin
The listed salary range reflects base salary. Variable incentives may also be offered.
Information about employee benefits offered in the US can be found at myhperewards.com/main/new-hire-enrollment.html
The estimated job application period closure is February 1 2027; this timeline is provided for transparency and internal planning purposes.
HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together.
Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.
HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.
Recruitment Fraud Alert
We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.
All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual’s own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.
See All 7 Senior Level ASIC Design Engineer Jobs
Find roles that match your experience and apply in just a few clicks.
Find JobsSenior Level ASIC Design Engineer Job Market
Who's Hiring
Top Industries Hiring
- Technology & Software
- Electronics & Hardware
- Telecommunications
Senior Level ASIC Design Engineer Jobs: Frequently Asked Questions
How do I get a senior level asic design engineer job?
Senior level roles go to engineers who can demonstrate ownership of complete design blocks or subsystems, not just task execution. Employers look for candidates who have driven RTL design from spec through signoff, led timing closure on complex hierarchies, and mentored junior engineers through the process. A portfolio of tape-outs, documented design decisions, and cross-functional collaboration experience gives candidates the clearest edge at this stage.
Which companies hire senior level asic design engineers?
Companies hiring senior level asic design engineers right now include NVIDIA, Cisco, and Rivian, based on current listings on Migrate Mate as of November 2026. Hiring at this level is concentrated among semiconductor manufacturers, fabless chip design houses, and large technology companies that develop custom silicon for consumer, automotive, or data center applications.
Are there remote senior level asic design engineer jobs?
Yes, though fully remote roles are less common here than in software engineering given the lab and tool infrastructure involved. About 33% of senior level asic design engineer openings are remote or hybrid as of November 2026, with hybrid arrangements being the more typical setup, allowing engineers to access EDA tools and collaborate on physical design reviews on-site part of the time.
What makes a asic design engineer role senior level?
A senior level asic design engineer role is defined by scope, ownership, and influence rather than task volume. Senior engineers own entire design blocks or subsystems, set micro-architectural direction, resolve complex timing and power trade-offs independently, and review and guide the work of less experienced engineers. They interface directly with architecture, verification, and physical design teams, and their decisions carry direct consequences for tapeout schedules and silicon quality.
Which industries hire the most senior level asic design engineers?
Senior level asic design engineer roles concentrate in Technology & Software, Electronics & Hardware, and Telecommunications, based on current listings on Migrate Mate as of November 2026. These sectors drive demand because they rely on proprietary silicon for performance, power efficiency, or competitive differentiation, making experienced design engineers essential to product roadmaps rather than optional headcount.