Senior Level Associate Test Engineer Jobs
Senior level associate test engineer jobs place experienced professionals in ownership roles, leading test strategy, driving quality outcomes, and guiding the engineers and cross-functional teams that execute them. Roles are concentrated across Technology & Software, Electronics & Hardware, and Manufacturing, with a mix of on-site, remote, and hybrid settings, and employers like Celero Communications, MTSI, and Etched hiring at this level now.
Find JobsOverview
Showing 5 of 80+ Senior Level Associate Test Engineer jobs
INTRODUCTION
Celero is seeking an experienced Principal Design Validation & Test (DVT) Engineer to lead post-silicon validation for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. As a key member of our engineering team, you will play a critical role in enabling first silicon, driving silicon characterization, and ensuring product readiness for customer deployment and high-volume production.
This is a highly visible technical leadership role within a fast-paced startup where you will work closely with Architecture, RTL Design, Firmware, Systems, Product Engineering, and customers to solve complex silicon challenges. You will have the opportunity to influence validation strategy, define best practices, and help build our validation infrastructure from the ground up.
ROLE AND RESPONSIBILITIES
- Lead post-silicon validation and characterization of complex ASICs and SoCs from first silicon through production release.
- Develop comprehensive validation plans covering functionality, performance, interoperability, compliance, stress testing, corner cases, and reliability.
- Enable first silicon bring-up using JTAG, scan, embedded debug features, and board-level diagnostics.
- Validate high-speed interfaces including PCIe, Ethernet, SerDes, CXL, SPI, I²C, MDIO, and other industry-standard protocols.
- Utilize advanced lab equipment including high-bandwidth oscilloscopes, BERTs, protocol analyzers, Ethernet traffic generators, network analyzers, logic analyzers, and power measurement equipment.
- Debug complex hardware, firmware, RTL, and system-level issues while working closely with cross-functional engineering teams to identify root cause and drive timely resolution.
- Develop scalable Python-based automation frameworks for test execution, regression, silicon characterization, data analysis, and reporting.
- Validate firmware, bootloaders, device drivers, and hardware/software interfaces across multiple platforms.
- Characterize silicon performance, power, thermal behavior, margins, and compliance against architectural specifications.
- Lead debug reviews and provide technical direction for validation methodology, infrastructure, and best practices.
- Support early customer engagements by reproducing and resolving system-level issues and collaborating with applications engineering.
- Document validation results, silicon characterization data, debug findings, and production readiness reports.
BASIC QUALIFICATIONS
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
- 8+ years of hands-on post-silicon validation, DVT, or silicon bring-up experience with complex ASICs or SoCs.
- Proven experience bringing first silicon to production in networking, communications, data center, AI, or high-performance computing products.
- Strong understanding of silicon debug methodologies and structured root-cause analysis.
- Extensive experience using laboratory equipment including oscilloscopes, BERTs, protocol analyzers, network analyzers, logic analyzers, and related validation tools.
- Strong knowledge of one or more high-speed protocols including PCIe, Ethernet, SerDes, CXL, USB, SPI, I²C, or similar interfaces.
- Strong Python programming skills for automation, regression development, and data analysis.
- Experience validating firmware, embedded software, drivers, and hardware/software interfaces.
- Ability to interpret schematics, understand board design, power sequencing, signal integrity, and hardware debug.
- Excellent communication skills with the ability to work effectively across Architecture, Design, Firmware, Systems, Product Engineering, Manufacturing, and Customer Engineering teams.
- Comfortable working in a fast-paced startup environment where priorities evolve quickly and every team member has significant technical ownership.
- Ability to work onsite at our Irvine, California headquarters.
PREFERRED QUALIFICATIONS
- Experience validating coherent optical DSPs, networking ASICs, Ethernet switch silicon, AI accelerators, GPUs, storage controllers, or high-speed communications devices.
- Strong knowledge of Ethernet, PCIe, OIF, IEEE, or related compliance specifications.
- Experience with PIPE, PCS, PMA, MAC, PHY, or other physical and protocol layers of high-speed interfaces.
- Experience building scalable validation automation, regression systems, dashboards, and data pipelines.
- Familiarity with customer platform validation and hyperscale qualification processes.
- Experience mentoring engineers and leading technical initiatives across multiple engineering disciplines.
WHY CELEO
At Celero, you'll help develop the next generation of coherent DSP technology enabling AI infrastructure and hyperscale networking. As a Principal Engineer, you'll have the opportunity to influence product architecture, shape validation strategy, work alongside industry leaders, and make a significant impact within a collaborative, high-growth startup environment where innovation, ownership, and technical excellence are valued every day.
INTRODUCTION
Celero is seeking an experienced Principal Design Validation & Test (DVT) Engineer to lead post-silicon validation for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. As a key member of our engineering team, you will play a critical role in enabling first silicon, driving silicon characterization, and ensuring product readiness for customer deployment and high-volume production.
This is a highly visible technical leadership role within a fast-paced startup where you will work closely with Architecture, RTL Design, Firmware, Systems, Product Engineering, and customers to solve complex silicon challenges. You will have the opportunity to influence validation strategy, define best practices, and help build our validation infrastructure from the ground up.
ROLE AND RESPONSIBILITIES
- Lead post-silicon validation and characterization of complex ASICs and SoCs from first silicon through production release.
- Develop comprehensive validation plans covering functionality, performance, interoperability, compliance, stress testing, corner cases, and reliability.
- Enable first silicon bring-up using JTAG, scan, embedded debug features, and board-level diagnostics.
- Validate high-speed interfaces including PCIe, Ethernet, SerDes, CXL, SPI, I²C, MDIO, and other industry-standard protocols.
- Utilize advanced lab equipment including high-bandwidth oscilloscopes, BERTs, protocol analyzers, Ethernet traffic generators, network analyzers, logic analyzers, and power measurement equipment.
- Debug complex hardware, firmware, RTL, and system-level issues while working closely with cross-functional engineering teams to identify root cause and drive timely resolution.
- Develop scalable Python-based automation frameworks for test execution, regression, silicon characterization, data analysis, and reporting.
- Validate firmware, bootloaders, device drivers, and hardware/software interfaces across multiple platforms.
- Characterize silicon performance, power, thermal behavior, margins, and compliance against architectural specifications.
- Lead debug reviews and provide technical direction for validation methodology, infrastructure, and best practices.
- Support early customer engagements by reproducing and resolving system-level issues and collaborating with applications engineering.
- Document validation results, silicon characterization data, debug findings, and production readiness reports.
BASIC QUALIFICATIONS
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
- 8+ years of hands-on post-silicon validation, DVT, or silicon bring-up experience with complex ASICs or SoCs.
- Proven experience bringing first silicon to production in networking, communications, data center, AI, or high-performance computing products.
- Strong understanding of silicon debug methodologies and structured root-cause analysis.
- Extensive experience using laboratory equipment including oscilloscopes, BERTs, protocol analyzers, network analyzers, logic analyzers, and related validation tools.
- Strong knowledge of one or more high-speed protocols including PCIe, Ethernet, SerDes, CXL, USB, SPI, I²C, or similar interfaces.
- Strong Python programming skills for automation, regression development, and data analysis.
- Experience validating firmware, embedded software, drivers, and hardware/software interfaces.
- Ability to interpret schematics, understand board design, power sequencing, signal integrity, and hardware debug.
- Excellent communication skills with the ability to work effectively across Architecture, Design, Firmware, Systems, Product Engineering, Manufacturing, and Customer Engineering teams.
- Comfortable working in a fast-paced startup environment where priorities evolve quickly and every team member has significant technical ownership.
- Ability to work onsite at our Irvine, California headquarters.
PREFERRED QUALIFICATIONS
- Experience validating coherent optical DSPs, networking ASICs, Ethernet switch silicon, AI accelerators, GPUs, storage controllers, or high-speed communications devices.
- Strong knowledge of Ethernet, PCIe, OIF, IEEE, or related compliance specifications.
- Experience with PIPE, PCS, PMA, MAC, PHY, or other physical and protocol layers of high-speed interfaces.
- Experience building scalable validation automation, regression systems, dashboards, and data pipelines.
- Familiarity with customer platform validation and hyperscale qualification processes.
- Experience mentoring engineers and leading technical initiatives across multiple engineering disciplines.
WHY CELEO
At Celero, you'll help develop the next generation of coherent DSP technology enabling AI infrastructure and hyperscale networking. As a Principal Engineer, you'll have the opportunity to influence product architecture, shape validation strategy, work alongside industry leaders, and make a significant impact within a collaborative, high-growth startup environment where innovation, ownership, and technical excellence are valued every day.
See All 80 Senior Level Associate Test Engineer Jobs
Find roles that match your experience and apply in just a few clicks.
Find JobsSenior Level Associate Test Engineer Job Market
Who's Hiring
Top Industries Hiring
- Technology & Software27
- Electronics & Hardware14
- Manufacturing9
- Medical Devices3
- Science & Research3
Senior Level Associate Test Engineer Jobs: Frequently Asked Questions
How do I get a senior level associate test engineer job?
Employers hiring at this level look for candidates who have owned test planning end to end, not just executed test cases. Demonstrated experience defining quality standards, mentoring junior engineers, and influencing how a team approaches testing gives candidates a clear edge. Tailoring your application to show scope of ownership, not just task completion, is what moves a resume to the top of the pile at this stage.
Which companies hire senior level associate test engineers?
Companies hiring senior level associate test engineers right now include Celero Communications, MTSI, and Etched, based on current listings on Migrate Mate as of November 2026. Hiring at this level tends to come from organizations with mature engineering functions that need experienced professionals to own quality processes, not just participate in them.
Are there remote senior level associate test engineer jobs?
Yes, though availability varies by employer and industry. About 18% of senior level associate test engineer openings are remote or hybrid as of November 2026, reflecting strong demand for experienced testers who can lead quality initiatives without being on-site full time. Hybrid arrangements are common for roles that involve hands-on collaboration with product and development teams.
What makes an associate test engineer role senior level?
A senior level associate test engineer role is defined by ownership and influence rather than task execution. Senior professionals are expected to design and lead test strategies, set quality standards for a product or platform, make architecture-level decisions about tooling and automation, and mentor less experienced engineers. The scope extends beyond writing tests to shaping how an entire team thinks about quality.
Which industries hire the most senior level associate test engineers?
Senior level associate test engineer roles concentrate in Technology & Software, Electronics & Hardware, and Manufacturing, based on current listings on Migrate Mate as of November 2026. These sectors drive hiring at this level because they operate complex, high-stakes software environments where experienced ownership of quality processes is a business requirement, not an optional upgrade.