Senior Level Mechanical Test Engineer Jobs
Senior level mechanical test engineer jobs place experienced engineers in charge of test strategy, system-level validation ownership, and the cross-functional teams that deliver results. Roles are concentrated across Technology & Software, Electronics & Hardware, and Manufacturing, with a mix of on-site, hybrid, and remote positions, and employers like NVIDIA, Coherent, and Celero Communications hiring at this level now.
Find JobsOverview
Showing 5 of 105+ Senior Level Mechanical Test Engineer jobs
INTRODUCTION
Celero is seeking an experienced Principal Design Validation & Test (DVT) Engineer to lead post-silicon validation for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. As a key member of our engineering team, you will play a critical role in enabling first silicon, driving silicon characterization, and ensuring product readiness for customer deployment and high-volume production.
This is a highly visible technical leadership role within a fast-paced startup where you will work closely with Architecture, RTL Design, Firmware, Systems, Product Engineering, and customers to solve complex silicon challenges. You will have the opportunity to influence validation strategy, define best practices, and help build our validation infrastructure from the ground up.
ROLE AND RESPONSIBILITIES
- Lead post-silicon validation and characterization of complex ASICs and SoCs from first silicon through production release.
- Develop comprehensive validation plans covering functionality, performance, interoperability, compliance, stress testing, corner cases, and reliability.
- Enable first silicon bring-up using JTAG, scan, embedded debug features, and board-level diagnostics.
- Validate high-speed interfaces including PCIe, Ethernet, SerDes, CXL, SPI, I²C, MDIO, and other industry-standard protocols.
- Utilize advanced lab equipment including high-bandwidth oscilloscopes, BERTs, protocol analyzers, Ethernet traffic generators, network analyzers, logic analyzers, and power measurement equipment.
- Debug complex hardware, firmware, RTL, and system-level issues while working closely with cross-functional engineering teams to identify root cause and drive timely resolution.
- Develop scalable Python-based automation frameworks for test execution, regression, silicon characterization, data analysis, and reporting.
- Validate firmware, bootloaders, device drivers, and hardware/software interfaces across multiple platforms.
- Characterize silicon performance, power, thermal behavior, margins, and compliance against architectural specifications.
- Lead debug reviews and provide technical direction for validation methodology, infrastructure, and best practices.
- Support early customer engagements by reproducing and resolving system-level issues and collaborating with applications engineering.
- Document validation results, silicon characterization data, debug findings, and production readiness reports.
BASIC QUALIFICATIONS
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
- 8+ years of hands-on post-silicon validation, DVT, or silicon bring-up experience with complex ASICs or SoCs.
- Proven experience bringing first silicon to production in networking, communications, data center, AI, or high-performance computing products.
- Strong understanding of silicon debug methodologies and structured root-cause analysis.
- Extensive experience using laboratory equipment including oscilloscopes, BERTs, protocol analyzers, network analyzers, logic analyzers, and related validation tools.
- Strong knowledge of one or more high-speed protocols including PCIe, Ethernet, SerDes, CXL, USB, SPI, I²C, or similar interfaces.
- Strong Python programming skills for automation, regression development, and data analysis.
- Experience validating firmware, embedded software, drivers, and hardware/software interfaces.
- Ability to interpret schematics, understand board design, power sequencing, signal integrity, and hardware debug.
- Excellent communication skills with the ability to work effectively across Architecture, Design, Firmware, Systems, Product Engineering, Manufacturing, and Customer Engineering teams.
- Comfortable working in a fast-paced startup environment where priorities evolve quickly and every team member has significant technical ownership.
- Ability to work onsite at our Irvine, California headquarters.
PREFERRED QUALIFICATIONS
- Experience validating coherent optical DSPs, networking ASICs, Ethernet switch silicon, AI accelerators, GPUs, storage controllers, or high-speed communications devices.
- Strong knowledge of Ethernet, PCIe, OIF, IEEE, or related compliance specifications.
- Experience with PIPE, PCS, PMA, MAC, PHY, or other physical and protocol layers of high-speed interfaces.
- Experience building scalable validation automation, regression systems, dashboards, and data pipelines.
- Familiarity with customer platform validation and hyperscale qualification processes.
- Experience mentoring engineers and leading technical initiatives across multiple engineering disciplines.
WHY CELEO
At Celero, you'll help develop the next generation of coherent DSP technology enabling AI infrastructure and hyperscale networking. As a Principal Engineer, you'll have the opportunity to influence product architecture, shape validation strategy, work alongside industry leaders, and make a significant impact within a collaborative, high-growth startup environment where innovation, ownership, and technical excellence are valued every day.
INTRODUCTION
Celero is seeking an experienced Principal Design Validation & Test (DVT) Engineer to lead post-silicon validation for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. As a key member of our engineering team, you will play a critical role in enabling first silicon, driving silicon characterization, and ensuring product readiness for customer deployment and high-volume production.
This is a highly visible technical leadership role within a fast-paced startup where you will work closely with Architecture, RTL Design, Firmware, Systems, Product Engineering, and customers to solve complex silicon challenges. You will have the opportunity to influence validation strategy, define best practices, and help build our validation infrastructure from the ground up.
ROLE AND RESPONSIBILITIES
- Lead post-silicon validation and characterization of complex ASICs and SoCs from first silicon through production release.
- Develop comprehensive validation plans covering functionality, performance, interoperability, compliance, stress testing, corner cases, and reliability.
- Enable first silicon bring-up using JTAG, scan, embedded debug features, and board-level diagnostics.
- Validate high-speed interfaces including PCIe, Ethernet, SerDes, CXL, SPI, I²C, MDIO, and other industry-standard protocols.
- Utilize advanced lab equipment including high-bandwidth oscilloscopes, BERTs, protocol analyzers, Ethernet traffic generators, network analyzers, logic analyzers, and power measurement equipment.
- Debug complex hardware, firmware, RTL, and system-level issues while working closely with cross-functional engineering teams to identify root cause and drive timely resolution.
- Develop scalable Python-based automation frameworks for test execution, regression, silicon characterization, data analysis, and reporting.
- Validate firmware, bootloaders, device drivers, and hardware/software interfaces across multiple platforms.
- Characterize silicon performance, power, thermal behavior, margins, and compliance against architectural specifications.
- Lead debug reviews and provide technical direction for validation methodology, infrastructure, and best practices.
- Support early customer engagements by reproducing and resolving system-level issues and collaborating with applications engineering.
- Document validation results, silicon characterization data, debug findings, and production readiness reports.
BASIC QUALIFICATIONS
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
- 8+ years of hands-on post-silicon validation, DVT, or silicon bring-up experience with complex ASICs or SoCs.
- Proven experience bringing first silicon to production in networking, communications, data center, AI, or high-performance computing products.
- Strong understanding of silicon debug methodologies and structured root-cause analysis.
- Extensive experience using laboratory equipment including oscilloscopes, BERTs, protocol analyzers, network analyzers, logic analyzers, and related validation tools.
- Strong knowledge of one or more high-speed protocols including PCIe, Ethernet, SerDes, CXL, USB, SPI, I²C, or similar interfaces.
- Strong Python programming skills for automation, regression development, and data analysis.
- Experience validating firmware, embedded software, drivers, and hardware/software interfaces.
- Ability to interpret schematics, understand board design, power sequencing, signal integrity, and hardware debug.
- Excellent communication skills with the ability to work effectively across Architecture, Design, Firmware, Systems, Product Engineering, Manufacturing, and Customer Engineering teams.
- Comfortable working in a fast-paced startup environment where priorities evolve quickly and every team member has significant technical ownership.
- Ability to work onsite at our Irvine, California headquarters.
PREFERRED QUALIFICATIONS
- Experience validating coherent optical DSPs, networking ASICs, Ethernet switch silicon, AI accelerators, GPUs, storage controllers, or high-speed communications devices.
- Strong knowledge of Ethernet, PCIe, OIF, IEEE, or related compliance specifications.
- Experience with PIPE, PCS, PMA, MAC, PHY, or other physical and protocol layers of high-speed interfaces.
- Experience building scalable validation automation, regression systems, dashboards, and data pipelines.
- Familiarity with customer platform validation and hyperscale qualification processes.
- Experience mentoring engineers and leading technical initiatives across multiple engineering disciplines.
WHY CELEO
At Celero, you'll help develop the next generation of coherent DSP technology enabling AI infrastructure and hyperscale networking. As a Principal Engineer, you'll have the opportunity to influence product architecture, shape validation strategy, work alongside industry leaders, and make a significant impact within a collaborative, high-growth startup environment where innovation, ownership, and technical excellence are valued every day.
See All 105+ Senior Level Mechanical Test Engineer Jobs
Find roles that match your experience and apply in just a few clicks.
Find JobsSenior Level Mechanical Test Engineer Job Market
Who's Hiring
Top Industries Hiring
- Technology & Software39
- Electronics & Hardware18
- Manufacturing12
- Staffing & Recruiting4
- Biotechnology & Pharmaceuticals4
Senior Level Mechanical Test Engineer Jobs: Frequently Asked Questions
How do I get a senior level mechanical test engineer job?
Employers at this level look for engineers who can own a test program from requirements through validation sign-off, not just execute tasks. Demonstrating experience leading test plans, managing hardware-in-the-loop setups, and mentoring junior engineers gives candidates a clear edge. A strong portfolio of complex system-level validation work, especially across multiple product generations, is what separates senior candidates from mid-level ones.
Which companies hire senior level mechanical test engineers?
Companies hiring senior level mechanical test engineers right now include NVIDIA, Coherent, and Celero Communications, based on current listings on Migrate Mate as of November 2026. Hiring at this level typically comes from established manufacturers, aerospace and defense contractors, automotive OEMs, and engineering services firms that run ongoing product development and validation programs.
Are there remote senior level mechanical test engineer jobs?
Yes, though hardware-dependent work limits full remote availability compared to other engineering disciplines. About 22% of senior level mechanical test engineer openings are remote or hybrid as of November 2026, with hybrid arrangements being the most common for roles that require periodic lab or facility access while allowing planning, analysis, and reporting work off-site.
What makes a mechanical test engineer role senior level?
Senior roles are defined by ownership and scope rather than task execution. A senior mechanical test engineer sets the test strategy for a product or program, makes independent technical decisions on methodology and equipment selection, resolves ambiguous failure modes, and is accountable for validation outcomes. Mentoring junior engineers and coordinating across mechanical, electrical, and software teams is expected, not optional.
Which industries hire the most senior level mechanical test engineers?
Senior Level mechanical test engineer roles concentrate in Technology & Software, Electronics & Hardware, and Manufacturing, based on current listings on Migrate Mate as of November 2026. These sectors drive hiring because they operate complex physical products with rigorous reliability and regulatory requirements, creating sustained demand for engineers who can lead end-to-end validation at the system level.