Senior Level Principal Test Engineer Jobs
Senior level principal test engineer jobs place experienced engineers in charge of test strategy, quality architecture, and the cross-functional programs that deliver reliable software at scale. Roles are concentrated across Technology & Software, Manufacturing, and Medical Devices, with a mix of on-site, remote, and hybrid settings, and employers like MTSI, NVIDIA, and SonicWall hiring at this level now.
Find JobsOverview
Showing 5 of 10+ Senior Level Principal Test Engineer jobs
INTRODUCTION
Celero Communications is seeking a talented DFT Engineer to join our silicon engineering organization. This individual will partner with design, verification, physical design, product, and manufacturing teams to implement robust Design-for-Test methodologies that enable high-quality, high-volume production of complex ASIC and SoC products.
ROLE AND RESPONSIBILITIES
- Develop and implement DFT architecture for ASIC and SoC designs.
- Perform scan insertion, scan chain planning, and scan compression implementation.
- Generate and validate ATPG patterns and analyze fault coverage results.
- Implement and verify MBIST, and other on-chip test features.
- Collaborate with RTL, verification, and physical design teams to ensure successful DFT integration.
- Support JTAG and boundary-scan implementation and debug.
- Drive DFT signoff activities and manufacturing test readiness.
- Participate in silicon bring-up, failure analysis, and yield improvement efforts.
BASIC QUALIFICATIONS
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.
- 8+ years of ASIC/SoC DFT experience.
- Strong understanding of scan, ATPG, fault models, and test coverage methodologies.
- Experience with Synopsys TestMAX/TetraMAX, DFT Compiler, Siemens Tessent, Cadence Modus, or equivalent tools.
- Knowledge of Verilog/SystemVerilog and digital design fundamentals.
- Experience in Linux and scripting using Python, Tcl, Perl, or Shell.
- Results-driven engineer with strong debugging abilities.
- Comfortable working in fast-paced cross-functional environments.
- Passion for delivering high-quality silicon products.
PREFERRED QUALIFICATIONS
- Experience with advanced-node semiconductor technologies.
- Hands-on experience with MBIST, compression architectures, and JTAG.
- Knowledge of timing closure, physical design impacts, and low-power design techniques.
- Experience supporting silicon validation and manufacturing production ramps.
- Strong communication and cross-functional collaboration skills.
INTRODUCTION
Celero Communications is seeking a talented DFT Engineer to join our silicon engineering organization. This individual will partner with design, verification, physical design, product, and manufacturing teams to implement robust Design-for-Test methodologies that enable high-quality, high-volume production of complex ASIC and SoC products.
ROLE AND RESPONSIBILITIES
- Develop and implement DFT architecture for ASIC and SoC designs.
- Perform scan insertion, scan chain planning, and scan compression implementation.
- Generate and validate ATPG patterns and analyze fault coverage results.
- Implement and verify MBIST, and other on-chip test features.
- Collaborate with RTL, verification, and physical design teams to ensure successful DFT integration.
- Support JTAG and boundary-scan implementation and debug.
- Drive DFT signoff activities and manufacturing test readiness.
- Participate in silicon bring-up, failure analysis, and yield improvement efforts.
BASIC QUALIFICATIONS
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.
- 8+ years of ASIC/SoC DFT experience.
- Strong understanding of scan, ATPG, fault models, and test coverage methodologies.
- Experience with Synopsys TestMAX/TetraMAX, DFT Compiler, Siemens Tessent, Cadence Modus, or equivalent tools.
- Knowledge of Verilog/SystemVerilog and digital design fundamentals.
- Experience in Linux and scripting using Python, Tcl, Perl, or Shell.
- Results-driven engineer with strong debugging abilities.
- Comfortable working in fast-paced cross-functional environments.
- Passion for delivering high-quality silicon products.
PREFERRED QUALIFICATIONS
- Experience with advanced-node semiconductor technologies.
- Hands-on experience with MBIST, compression architectures, and JTAG.
- Knowledge of timing closure, physical design impacts, and low-power design techniques.
- Experience supporting silicon validation and manufacturing production ramps.
- Strong communication and cross-functional collaboration skills.
See All 10 Senior Level Principal Test Engineer Jobs
Find roles that match your experience and apply in just a few clicks.
Find JobsSenior Level Principal Test Engineer Job Market
Who's Hiring
Top Industries Hiring
- Technology & Software
- Manufacturing
- Medical Devices
- Banking & Financial Services
Senior Level Principal Test Engineer Jobs: Frequently Asked Questions
How do I get a senior level principal test engineer job?
Employers at this level look for engineers who have owned end-to-end test strategy across complex systems, not just executed test plans. Demonstrating that you have defined quality frameworks, influenced architecture decisions, and mentored other engineers gives you a clear edge. A portfolio of measurable quality outcomes, such as defect reduction or release velocity improvements, strengthens your candidacy significantly.
Which companies hire senior level principal test engineers?
Companies hiring senior level principal test engineers right now include MTSI, NVIDIA, and SonicWall, based on current listings on Migrate Mate as of November 2026. Hiring at this level is driven by large technology companies, defense contractors, and enterprises undergoing platform modernization who need engineers capable of leading quality programs independently.
Are there remote senior level principal test engineer jobs?
Yes, though availability varies by employer and industry. About 50% of senior level principal test engineer openings are remote or hybrid as of November 2026, reflecting strong demand for experienced engineers who can lead distributed quality efforts. On-site roles tend to cluster in regulated industries such as aerospace, defense, and medical devices where lab access is required.
What makes a principal test engineer role senior level?
Senior level principal test engineers own the quality strategy for major product lines or platforms, not just individual test cycles. They set standards others follow, evaluate and introduce tooling at an organizational level, resolve ambiguous quality problems without close oversight, and actively develop the engineers around them. The distinction from mid-level roles is consistent scope of ownership and cross-team technical influence.
Which industries hire the most senior level principal test engineers?
Senior Level principal test engineer roles concentrate in Technology & Software, Manufacturing, and Medical Devices, based on current listings on Migrate Mate as of November 2026. These sectors drive hiring at this level because they build complex, high-stakes software systems where senior quality leadership directly reduces risk and accelerates release cycles.