Asic Verification Engineer Jobs in California
Asic verification engineer jobs in California represent one of the most active and competitive markets in the country, concentrated in semiconductor and fabless chip design, consumer electronics, and automotive silicon, with openings at every level from junior verification engineer through principal and staff engineer. The largest hiring clusters are in San Jose, San Diego, and Santa Clara, where companies like Qualcomm, Apple, and Intel maintain substantial design and verification teams. Functional coverage verification, UVM methodology, and formal verification are the most consistently in-demand specialties across California listings. Find a role that fits below and apply directly.
Find JobsOverview
Showing 5 of 47+ Asic Verification Engineer jobs











Who We Are:
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.
Job Description:
This is a Hybrid role based in Sunnyvale, CA with an expectation that you’ll be in the office 2 days per week.
HPE Networking is a leading provider of advanced routers and switches for the internet. We keep the world connected with speed, reliability, security, and ease of use. At HPE Networking Silicon group, we push the boundaries of what is possible in a piece of silicon die. We build cutting edge networking chips used to build our world-class routers and switches.
Bring your passion and there are no boundaries to what you can accomplish here. We are like a start-up in a big company. Year after year, our group builds the most powerful and highest density networking chips.
As part of our fast-paced silicon group, you will become an expert in building high-speed ASICs, from specifications to final netlist. We give you opportunities to work on complex modules and subsystems where you can challenge yourself and grow.
Open communications, empowerment, innovation, teamwork, and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements, and rewards.
Position Summary
We are seeking a highly motivated Senior ASIC Verification Engineer to join our networking silicon development team.
Key Responsibilities:
- Own and drive block-level or subsystem verification efforts, from creating test plans to achieving comprehensive coverage closure.
- Develop, enhance, and maintain advanced UVM verification environments, including agents, sequences, scoreboards, virtual sequences, and register models.
- Perform constraint-driven random testing, debug complex SoC designs, and ensure functional coverage and assertion goals are met.
- Analyze simulation results using industry-leading simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and debug waveforms to validate design functionality.
- Collaborate with cross-functional teams to identify and resolve issues, ensuring high-quality ASIC/SoC deliverables.
Required Skills and Qualifications:
- 10+ years of experience in ASIC/SoC verification with a proven track record of owning verification from test plan to coverage closure.
- Strong expertise in SystemVerilog and UVM methodology, including developing environments from scratch.
- Deep understanding of randomization, constraints, functional coverage, and assertions (SVA).
- Hands-on experience in test planning, coverage analysis, and debugging of complex SoC designs.
- Proficiency with industry-standard simulation tools (e.g., Cadence Xcelium, Synopsys VCS, Mentor Questa) and waveform debugging.
Preferred Skills and Experience:
- Experience verifying networking ASICs or router datapath/control blocks, such as packet processing, forwarding engines, or fabric interfaces.
- Familiarity with high-speed interconnects, buffers, or scheduling pipelines in large networking SoCs.
- Exposure to emulation environments, hardware acceleration, or traffic-model integration.
- Knowledge of coverage analytics, regression dashboards, and continuous-integration flows (e.g., Jenkins).
- Understanding of low-power (UPF) or formal verification methodologies.
- Own and drive block-level/subsystem/FullChip verification efforts, from creating test plans to achieving comprehensive coverage closure
- Experience with post-silicon bring-up and debug is a plus.
- Familiarity with emulation environments and debug flows is desirable.
What We Can Offer You:
Health & Wellbeing
We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
Personal & Professional Development
We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.
Unconditional Inclusion
We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
Let's Stay Connected:
Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.
Job:
EngineeringJob Level:
TCP_04
– United States of America: Annual Salary USD 153,500 - 310,500 in California
The listed salary range reflects base salary. Variable incentives may also be offered."
Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html
HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.
Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.
HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.
Recruitment Fraud Alert
We have become aware of an increase in fraudulent recruitment activities in which individuals impersonate our company or authorized recruitment agencies to offer fake employment opportunities. These scams may occur through false websites, emails, social media, or chat-based applications and often aim to obtain personal information or money. Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge a candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. We also never request personal information such as back account details, Social Security numbers, or national IDs via social media or chat applications.
All legitimate job opportunities will come through official company channels, and candidates are responsible for verifying the credentials of any third party claiming to represent the company. Any reliance on fraudulent communication is at the individual’s own risk, and HPE disclaims legal liability for any resulting damages. If you suspect recruitment fraud, do not share personal information or make any payments and report the incident to your local authorities immediately.
See All 47 Asic Verification Engineer Jobs in California
Find roles in California that match your experience and apply in just a few clicks.
Find JobsAsic Verification Engineer Jobs by City in California
Where California roles are concentrated, by current openings.
Asic Verification Engineer Job Market in California
A snapshot from current California openings, updated as new roles post.
Who's Hiring
- Google10

- Cisco5

- NVIDIA5

- Meta3

- Nokia3

Top Industries Hiring
- Technology & Software14
- Electronics & Hardware12
- Artificial Intelligence5
- Telecommunications4
- Manufacturing1
What California Employers Look For
The qualifications that appear most often in asic verification engineer jobs across California.
- Bachelor's or master's degree in electrical engineering, computer engineering, or computer science
- Proficiency in SystemVerilog and UVM-based testbench development for block and chip-level verification
- Experience with functional coverage closure and constrained-random verification methodology
- Familiarity with simulation tools such as VCS, Xcelium, or Questa in a Linux environment
- Ability to write and debug RTL assertions using SVA for formal or dynamic verification
- Experience with scripting languages such as Python or Perl for test automation and regression management
Asic Verification Engineer Jobs in California: Frequently Asked Questions
How do you become a asic verification engineer in California?
Asic verification engineering in California does not require a state-issued license, so the path runs through education and demonstrated technical skills. Most California employers expect at least a bachelor's degree in electrical engineering, computer engineering, or a closely related field, with a master's degree increasingly preferred for roles in advanced nodes. Building hands-on experience with SystemVerilog, UVM, and industry simulation tools through coursework, internships, or open-source projects is the most direct way to enter California's semiconductor hiring pipeline.
How much do asic verification engineers make in California?
Asic verification engineers in California earn a median of about $160,520 a year, based on May 2025 Bureau of Labor Statistics wage data, ranging from around $97,140 for the lowest 10% to over $225,400 for the top 10%. Pay rises with experience, specialty, and employer.
Which companies hire asic verification engineers in California?
Employers hiring asic verification engineers in California right now include Google, Cisco, and NVIDIA, based on current listings on Migrate Mate as of August 2026. California's dense concentration of fabless semiconductor companies, consumer electronics OEMs, and automotive chip developers means demand is spread across both large established names and well-funded design startups, particularly in the San Jose and San Diego corridors.
Which California cities have the most asic verification engineer jobs?
Sunnyvale, San Jose, and Santa Clara have the most asic verification engineer openings in California. The Silicon Valley corridor anchors demand through its dense cluster of fabless chip companies, EDA vendors, and consumer electronics headquarters, while San Diego draws significant hiring from Qualcomm's large local presence and a growing automotive and 5G silicon ecosystem.
Are there remote asic verification engineer jobs in California?
Yes, but they're less common than in purely software-focused roles, since ASIC verification regularly requires access to internal simulation infrastructure, licensed EDA toolchains, and lab hardware. About 23% of asic verification engineer openings tied to California are remote or hybrid as of August 2026, with hybrid arrangements more prevalent than fully remote. Tasks most amenable to remote work include testbench development, scripting, and coverage analysis rather than bringup and debug work.
How can I get hired as a asic verification engineer in California with little or no experience?
The most realistic entry path is a master's program at a California engineering school, such as UC San Diego, UC Santa Cruz, or San Jose State, where curriculum projects and industry-linked labs provide the SystemVerilog and UVM exposure California employers expect. Large California semiconductor companies including Qualcomm and Broadcom run structured internship and new-graduate rotational programs that regularly convert to full-time verification roles. Candidates who build a public portfolio demonstrating functional coverage closure or a complete UVM environment on an open-source core significantly improve their standing against more experienced applicants.
Where can I find and apply to asic verification engineer jobs in California?
You can find and apply to asic verification engineer jobs in California on Migrate Mate, which lists current California openings updated in real time. Search the listings below to see roles that match your experience level and location preference, then apply directly to the ones that fit.
See All 47 Asic Verification Engineer Jobs in California
Find roles in California that match your experience and apply in just a few clicks.
Find Jobs