Staff Engineer Jobs at Google with Visa Sponsorship
Google hires Staff Engineers to lead complex, cross-functional technical work across infrastructure, AI, and product platforms. The company has a well-established sponsorship process for engineering roles, working with immigration counsel to support H-1B, H-1B1, and E-3 candidates through the full filing process.
See All Staff Engineer at Google JobsOverview
Showing 5 of 182+ Staff Engineer Jobs at Google jobs
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
See all 182+ Staff Engineer Jobs at Google
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Staff Engineer Jobs at Google.
Get Access To All JobsINTRODUCTION
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
As the architect for Google’s high-speed internal connections, you will set the design standards for custom silicon. You will ensure our physical design methods can support data speeds of 1.6T and above while maintaining high manufacturing reliability and performance. Your goal is to create the design framework for future hardware, solving complex engineering challenges in the latest manufacturing processes. The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're behind Google's groundbreaking innovations, empowering the development of AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
ROLE AND RESPONSIBILITIES
- Define the global Back-end and Physical Design methodology, driving the transition to automated AMS flows and "Layout-Aware" design.
- Evaluate and de-risk new process features in GAA (Gate-All-Around) nodes (e.g., Backside Power Delivery, Buried Power Rails) for high-speed analog use cases.
- Drive the long-term Roadmap for Area and Power density, ensuring our PHYs remain the most efficient in the industry.
- Act as the primary liaison with foundries to optimize Design for Manufacturing (DFM) and maximize yield for massive TPU-scale chips.
- Architect test-chip strategies to characterize silicon behavior (Process Monitors, Ring Oscillators) before high-volume production.
MINIMUM QUALIFICATIONS
- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field.
- 12 years of experience in physical design or custom layout.
- Experience leading tape-outs for advanced nodes.
PREFERRED QUALIFICATIONS
- Master's or PhD degree in Electrical Engineering, Computer Engineering, or a related technical field.
- Experience in Electromagnetic Modeling (EM) and its impact on physical layout (Inductors, T-lines).
- Experience in Co-Packaged Optics (CPO) physical implementation.
- Experience representing the organization in Foundry Advisory Boards or industry standards.
- Understanding the intersection of AI-driven layout and traditional custom design.
COMPENSATION
The US base salary range for this full-time position is $240,000-$334,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
INTRODUCTION
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
As the architect for Google’s high-speed internal connections, you will set the design standards for custom silicon. You will ensure our physical design methods can support data speeds of 1.6T and above while maintaining high manufacturing reliability and performance. Your goal is to create the design framework for future hardware, solving complex engineering challenges in the latest manufacturing processes. The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're behind Google's groundbreaking innovations, empowering the development of AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
ROLE AND RESPONSIBILITIES
- Define the global Back-end and Physical Design methodology, driving the transition to automated AMS flows and "Layout-Aware" design.
- Evaluate and de-risk new process features in GAA (Gate-All-Around) nodes (e.g., Backside Power Delivery, Buried Power Rails) for high-speed analog use cases.
- Drive the long-term Roadmap for Area and Power density, ensuring our PHYs remain the most efficient in the industry.
- Act as the primary liaison with foundries to optimize Design for Manufacturing (DFM) and maximize yield for massive TPU-scale chips.
- Architect test-chip strategies to characterize silicon behavior (Process Monitors, Ring Oscillators) before high-volume production.
MINIMUM QUALIFICATIONS
- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related technical field.
- 12 years of experience in physical design or custom layout.
- Experience leading tape-outs for advanced nodes.
PREFERRED QUALIFICATIONS
- Master's or PhD degree in Electrical Engineering, Computer Engineering, or a related technical field.
- Experience in Electromagnetic Modeling (EM) and its impact on physical layout (Inductors, T-lines).
- Experience in Co-Packaged Optics (CPO) physical implementation.
- Experience representing the organization in Foundry Advisory Boards or industry standards.
- Understanding the intersection of AI-driven layout and traditional custom design.
COMPENSATION
The US base salary range for this full-time position is $240,000-$334,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
See all 182+ Staff Engineer at Google jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Staff Engineer at Google roles.
Get Access To All JobsTips for Finding Staff Engineer Jobs at Google Jobs
Align your experience to Staff-level scope
Google's Staff Engineer bar requires demonstrated technical leadership across multiple teams or systems, not just individual contributor depth. Frame your resume around org-wide impact, technical direction, and cross-functional influence before you apply.
Target teams with active sponsorship patterns
Google's infrastructure, machine learning, and cloud divisions consistently file for engineering roles. Search DOL's LCA disclosure data to identify which internal Google orgs are actively filing Labor Condition Applications for your target job title.
Prepare your credentials for specialty occupation review
USCIS scrutinizes whether Staff Engineer roles meet specialty occupation requirements. Gather degree transcripts, any credential evaluations for non-U.S. degrees, and documentation showing your specific role requires a relevant bachelor's degree or higher.
Use Migrate Mate to filter open Staff Engineer roles by visa type
Not every open Google role is tied to an active sponsorship pathway. Use Migrate Mate to filter Staff Engineer listings at Google by the visa type you need, so you're targeting roles where sponsorship is already confirmed.
Understand Google's H-1B lottery timing and cap-exempt options
If you need H-1B sponsorship, USCIS registration opens in March for an October 1 start. If you're already on OPT STEM extension, you can start before lottery selection and transfer status later, which gives you more flexibility on a Google offer.
Staff Engineer at Google jobs are hiring across the US. Find yours.
Find Staff Engineer at Google JobsFrequently Asked Questions
Does Google sponsor H-1B visas for Staff Engineers?
Yes, Google sponsors H-1B visas for Staff Engineers and has one of the most active engineering sponsorship programs in the technology sector. Google's in-house immigration team manages the H-1B petition process, including premium processing in many cases. Your offer letter will confirm sponsorship eligibility, and Google's counsel handles USCIS filing directly.
Which visa types does Google sponsor for Staff Engineer roles?
Google sponsors H-1B, H-1B1, and E-3 visas for Staff Engineers. H-1B is the most common path for non-Australian, non-Chilean and non-Singaporean nationals. Australian citizens qualify for the E-3, which has no lottery and renews in two-year increments. Chilean and Singaporean citizens may qualify for the H-1B1. Each type has a separate filing process handled by Google's immigration counsel.
How do I apply for Staff Engineer jobs at Google?
You can browse open Staff Engineer roles at Google through Migrate Mate, which filters listings by visa sponsorship type so you can confirm eligibility before applying. Google's hiring process for Staff Engineers typically involves a recruiter screen, technical phone interviews, and a full loop of four to six rounds covering systems design, coding, and leadership. Tailor your application to reflect cross-team technical impact, not just individual coding ability.
What qualifications does Google expect for Staff Engineer roles?
Google's Staff Engineer level requires a bachelor's degree or higher in computer science, software engineering, or a closely related field, which also satisfies USCIS specialty occupation requirements for H-1B sponsorship. Beyond credentials, Google expects candidates to demonstrate technical leadership at scope, meaning you've shaped architecture decisions that affect multiple teams or systems, not just delivered features as an individual contributor.
How do I think about timeline if I need visa sponsorship at Google?
Timeline depends on your visa type. H-1B sponsorship is tied to USCIS's annual cap cycle, with registration in March and the earliest start date of October 1. E-3 and H-1B1 visas aren't cap-subject, so those can be filed year-round with faster turnarounds. If you're on OPT or a STEM extension, align your Google offer timeline with your current authorization end date and confirm with the recruiter early so Google's immigration team can plan accordingly.
See which Staff Engineer at Google employers are hiring and sponsoring visas right now.
Search Staff Engineer at Google Jobs