Mid Level FPGA Engineer Jobs
Mid level fpga engineer jobs go to engineers ready to own complex design blocks end to end, make architecture decisions with limited oversight, and guide junior teammates through implementation. Openings are concentrated across on-site and hybrid settings in Manufacturing, Technology & Software, and Electronics & Hardware, with employers like DRW, KLA, and Cullerton hiring at this level now.
Find Mid Level FPGA Engineer JobsOverview
Showing 5 of 11+ Mid Level FPGA Engineer jobs
INTRODUCTION
Kodiak Sciences (Nasdaq: KOD) is advancing vision science by integrating retinal biology, optics, artificial intelligence, medical imaging, and next-generation wearable technologies. Our VETi™ — Visual Engagement Technology and Imager — platform is an AI-enabled wearable system combining advanced LiDAR, Optical Coherence Tomography (OCT), optically pumped magnetometer (OPM) brain sensors, embedded computing, machine learning, and AR/VR technologies. VETi is being developed for applications in retina care, brain imaging, digital health, identity security, cognitive science, and broader AI-enabled vision technologies. We are looking for a Senior FPGA Engineer to build the real-time processing foundation for Kodiak’s VETi platform, from early prototypes through production-ready hardware. This role is well suited for an engineer with strong digital design and RTL fundamentals who enjoys high-throughput signal processing and is excited to build FPGA systems for advanced medical imaging and wearable technologies. We are interested in strong FPGA engineers who are curious about medical imaging and motivated to work on advanced wearable technologies.
ROLE AND RESPONSIBILITIES
* Own the architecture, RTL design, verification, and validation of FPGA designs for wearable imaging and sensing systems — from prototype through production.
* Implement real-time signal- and image-processing pipelines for OCT, LiDAR, and OPM sensor data, including FFT, filtering, resampling, and data reduction.
* Accelerate AI inference and compute-intensive algorithms on FPGA and adaptive SoC platforms, working closely with machine learning and software teams.
* Design high-speed data paths and sensor interfaces connecting data converters, memory, processors, and host systems.
* Optimize designs for low power, size, and heat in battery-powered wearables.
* Develop precisely timed control and synchronization logic for MEMS scanners, lasers, motors, and closed-loop motion systems.
* Bring up designs on new hardware and debug timing, interface, and system-level issues using ILA, oscilloscopes, and logic analyzers.
* Collaborate with electrical, optics, mechanical, firmware, software, and systems engineering teams.
BASIC QUALIFICATIONS
* B.S., M.S., or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical discipline, or equivalent practical experience.
* 5+ years of professional FPGA design experience developing complex, high-performance systems.
* Strong RTL design experience in Verilog/SystemVerilog or VHDL, including simulation, synthesis, place-and-route, and timing closure on AMD/Xilinx (Vivado) or Intel/Altera (Quartus) platforms.
* Solid understanding of synchronous design, clocking, resets, clock-domain crossing (CDC), and timing constraints.
* Experience writing self-checking testbenches and scripting in Python and Tcl for verification and build automation.
* Experience implementing DSP algorithms in hardware — fixed-point arithmetic, FFTs, digital filters, and high-throughput streaming architectures.
* Experience with high-speed interfaces (ADC/DAC, JESD204B/C, LVDS, PCIe, DDR, multi-gigabit transceivers) and sensor interfaces (I2C, SPI, MIPI).
* Hands-on lab experience bringing up and debugging FPGA designs on custom hardware.
PREFERRED QUALIFICATIONS
* Experience with adaptive SoC platforms (Zynq UltraScale+, Versal, Agilex SoC), including embedded C/C++, Linux, and hardware/software co-design.
* Experience with FPGA-based AI/ML inference (Vitis AI, hls4ml, HLS, or custom accelerators).
* Experience with MATLAB modeling and automated FPGA builds with continuous integration (CI).
* Experience with advanced verification methodologies (UVM, cocotb, or formal verification).
* Experience with low-power FPGA design techniques (clock gating, power-aware architecture, power estimation) and tools such as Lattice Radiant.
* Experience with OCT, LiDAR, imaging sensors, or biomedical instrumentation.
* Familiarity with regulated medical-device development (IEC 60601, ISO 13485, FDA), or willingness to learn.
WHY JOIN KODIAK
This role is for engineers who want their designs to drive real-world physical systems — optics, sensors, and real-time imaging — and shape the hardware itself. You will work at the intersection of software, hardware, medical imaging, optics, AR/VR, LiDAR, OCT, OPM, and AI. The platform is novel, the technical challenges are deep, and the work has the potential to shape a new class of wearable vision technologies.
INTRODUCTION
Kodiak Sciences (Nasdaq: KOD) is advancing vision science by integrating retinal biology, optics, artificial intelligence, medical imaging, and next-generation wearable technologies. Our VETi™ — Visual Engagement Technology and Imager — platform is an AI-enabled wearable system combining advanced LiDAR, Optical Coherence Tomography (OCT), optically pumped magnetometer (OPM) brain sensors, embedded computing, machine learning, and AR/VR technologies. VETi is being developed for applications in retina care, brain imaging, digital health, identity security, cognitive science, and broader AI-enabled vision technologies. We are looking for a Senior FPGA Engineer to build the real-time processing foundation for Kodiak’s VETi platform, from early prototypes through production-ready hardware. This role is well suited for an engineer with strong digital design and RTL fundamentals who enjoys high-throughput signal processing and is excited to build FPGA systems for advanced medical imaging and wearable technologies. We are interested in strong FPGA engineers who are curious about medical imaging and motivated to work on advanced wearable technologies.
ROLE AND RESPONSIBILITIES
* Own the architecture, RTL design, verification, and validation of FPGA designs for wearable imaging and sensing systems — from prototype through production.
* Implement real-time signal- and image-processing pipelines for OCT, LiDAR, and OPM sensor data, including FFT, filtering, resampling, and data reduction.
* Accelerate AI inference and compute-intensive algorithms on FPGA and adaptive SoC platforms, working closely with machine learning and software teams.
* Design high-speed data paths and sensor interfaces connecting data converters, memory, processors, and host systems.
* Optimize designs for low power, size, and heat in battery-powered wearables.
* Develop precisely timed control and synchronization logic for MEMS scanners, lasers, motors, and closed-loop motion systems.
* Bring up designs on new hardware and debug timing, interface, and system-level issues using ILA, oscilloscopes, and logic analyzers.
* Collaborate with electrical, optics, mechanical, firmware, software, and systems engineering teams.
BASIC QUALIFICATIONS
* B.S., M.S., or Ph.D. in Electrical Engineering, Computer Engineering, or a related technical discipline, or equivalent practical experience.
* 5+ years of professional FPGA design experience developing complex, high-performance systems.
* Strong RTL design experience in Verilog/SystemVerilog or VHDL, including simulation, synthesis, place-and-route, and timing closure on AMD/Xilinx (Vivado) or Intel/Altera (Quartus) platforms.
* Solid understanding of synchronous design, clocking, resets, clock-domain crossing (CDC), and timing constraints.
* Experience writing self-checking testbenches and scripting in Python and Tcl for verification and build automation.
* Experience implementing DSP algorithms in hardware — fixed-point arithmetic, FFTs, digital filters, and high-throughput streaming architectures.
* Experience with high-speed interfaces (ADC/DAC, JESD204B/C, LVDS, PCIe, DDR, multi-gigabit transceivers) and sensor interfaces (I2C, SPI, MIPI).
* Hands-on lab experience bringing up and debugging FPGA designs on custom hardware.
PREFERRED QUALIFICATIONS
* Experience with adaptive SoC platforms (Zynq UltraScale+, Versal, Agilex SoC), including embedded C/C++, Linux, and hardware/software co-design.
* Experience with FPGA-based AI/ML inference (Vitis AI, hls4ml, HLS, or custom accelerators).
* Experience with MATLAB modeling and automated FPGA builds with continuous integration (CI).
* Experience with advanced verification methodologies (UVM, cocotb, or formal verification).
* Experience with low-power FPGA design techniques (clock gating, power-aware architecture, power estimation) and tools such as Lattice Radiant.
* Experience with OCT, LiDAR, imaging sensors, or biomedical instrumentation.
* Familiarity with regulated medical-device development (IEC 60601, ISO 13485, FDA), or willingness to learn.
WHY JOIN KODIAK
This role is for engineers who want their designs to drive real-world physical systems — optics, sensors, and real-time imaging — and shape the hardware itself. You will work at the intersection of software, hardware, medical imaging, optics, AR/VR, LiDAR, OCT, OPM, and AI. The platform is novel, the technical challenges are deep, and the work has the potential to shape a new class of wearable vision technologies.
See All 11 Mid Level FPGA Engineer Jobs
Find roles that match your experience and apply in just a few clicks.
Find Mid Level FPGA Engineer JobsMid Level FPGA Engineer Job Market
Who's Hiring
Top Industries Hiring
- Manufacturing
- Technology & Software
- Electronics & Hardware
- Science & Research
- Banking & Financial Services
Mid Level FPGA Engineer Jobs: Frequently Asked Questions
How do I get a mid level fpga engineer job?
Position your existing experience around ownership, not just contribution. Highlight projects where you drove architecture choices, debugged timing closure independently, or delivered a complete design block from spec to validation. Applications stand out when they quantify outcomes, such as resource utilization improvements or latency reductions, and demonstrate familiarity with the full FPGA design flow in tools like Vivado or Quartus.
Which companies hire mid level fpga engineers?
Companies hiring mid level fpga engineers right now include DRW, KLA, and Cullerton, based on current listings on Migrate Mate as of November 2026. Hiring at this level comes from a wide range of employers, including defense contractors, semiconductor firms, aerospace companies, and high-growth hardware startups building custom accelerators or signal processing systems.
Are there remote mid level fpga engineer jobs?
Yes, though hardware-adjacent roles tend toward on-site more than pure software positions do. About 44% of mid level fpga engineer openings are remote or hybrid as of November 2026, reflecting roles where simulation, verification, and documentation work can be done off-site even when lab access is periodically required.
How do I move up to a mid level fpga engineer role?
The move from entry level to mid level is built on deepening ownership over time. Focus on completing full design cycles, taking the lead on a subsystem rather than implementing assigned modules, and learning to interpret and act on timing reports without direction. Engineers who can explain trade-offs clearly and show measurable results on two or three substantial projects typically make a strong case for mid level consideration.
Which industries hire the most mid level fpga engineers?
Mid Level fpga engineer roles concentrate in Manufacturing, Technology & Software, and Electronics & Hardware, based on current listings on Migrate Mate as of November 2026. These sectors rely heavily on custom hardware for high-speed data processing, real-time signal analysis, and low-latency communication, creating steady demand for engineers who can own design blocks with limited senior oversight.