Mid Level Ic Design Engineer Jobs
Mid level ic design engineer jobs go to engineers ready to own circuit blocks end to end, make design trade-off decisions with limited oversight, and guide junior colleagues through implementation challenges. Hiring runs across Science & Research, Technology & Software, and Electronics & Hardware, with on-site, hybrid, and remote roles open at employers like NEURALINK, Nokia, and Neuralink competing for engineers at this level now.
Find JobsOverview
Showing 4 of 8+ Mid Level Ic Design Engineer jobs
About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.
Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.
Job Description & Responsibilities: Our Digital IC Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred.
- Micro-architecture design and RTL implementation of:
- Low-power digital signal processors
- Low-power general-purpose hardware accelerators
- Low-power graphics processing units
- Low-power radio MAC/PHY
- Low-power serial link MAC/PHY
- Design and optimization of hardware/software interface with firmware engineers
- Application-specific architecture optimization including:
- Complex system modeling for energy and performance benchmarks
- Workload analysis and modeling
- Energy/performance profiling and analysis
- Leveraging architecture-level design trade-offs with process technology and workload type
- Balancing cost and performance under manufacturing process variation
- Collaboration on silicon bring-up tests with verification engineers
Required Qualifications:
- Bachelor of Science (B.S.) degree in Electrical Engineering and/or Computer Science or a related field, or equivalent experience
- Evidence of exceptional ability in electrical engineering, computer science, or computer engineering
- 5+ years of experience in digital design
- Expertise in SystemVerilog, C/C++, Python
- Experience working on complex digital systems from architecture, microarchitecture, and RTL, using industry standard tools
- Experience in designing digital signal processing pipelines, from algorithm to RTL
Preferred Qualifications:
- Experience in architecture optimization with process technology customization
- Experience in the verification of complex digital systems, using industry standard tools
- Experience in the physical design of complex digital systems, using industry standard tools
- Experience testing and debugging digital system-on-a-chips
- Functional modeling experience and logic verification with SystemVerilog, SystemC/C++
- Experience automating tool flows
- Experience with embedded design
- Experience in processor instruction set architecture design
- Experience in compiler back-end design and customization
Expected Compensation: The anticipated base salary for this position is expected to be within the following range. Your actual base pay will be determined by your job-related skills, experience, and relevant education or training. We also believe in aligning our employees’ success with the company's long-term growth. As such, in addition to base salary, Neuralink offers equity compensation (in the form of Restricted Stock Units (RSU)) for all full-time employees.
- Base Salary Range: $116,000 USD - $233,800 USD
What We Offer: Full-time employees are eligible for the following benefits listed below.
- An opportunity to change the world and work with some of the smartest and most talented experts from different fields
- Growth potential; we rapidly advance team members who have an outsized impact
- Excellent medical, dental, and vision insurance through a PPO plan
- Paid holidays
- Commuter benefits
- Meals provided
- Equity (RSUs) Temporary Employees & Interns excluded
- 401(k) plan Interns initially excluded until they work 1,000 hours
- Parental leave Temporary Employees & Interns excluded
- Flexible time off Temporary Employees & Interns excluded
About Neuralink: We are creating devices that enable a bi-directional interface with the brain. These devices allow us to restore movement to the paralyzed, restore sight to the blind, and revolutionize how humans interact with their digital world.
Team Description: The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-machine interface applications. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.
Job Description & Responsibilities: Our Digital IC Design Engineer will be responsible for delivering micro-architecture and register-transfer level (RTL) implementation of digital IPs and systems with a focus in high-throughput low-power digital signal processor (DSP) and general-purpose hardware accelerators towards realizing state-of-the-art brain-computer interfaces. Relevant product development experience in micro-architecture design for low-power processors, on-chip bus and network interfaces, audio/video compression processors, AI/ML accelerators, and communication PHY/MAC will be preferred.
- Micro-architecture design and RTL implementation of:
- Low-power digital signal processors
- Low-power general-purpose hardware accelerators
- Low-power graphics processing units
- Low-power radio MAC/PHY
- Low-power serial link MAC/PHY
- Design and optimization of hardware/software interface with firmware engineers
- Application-specific architecture optimization including:
- Complex system modeling for energy and performance benchmarks
- Workload analysis and modeling
- Energy/performance profiling and analysis
- Leveraging architecture-level design trade-offs with process technology and workload type
- Balancing cost and performance under manufacturing process variation
- Collaboration on silicon bring-up tests with verification engineers
Required Qualifications:
- Bachelor of Science (B.S.) degree in Electrical Engineering and/or Computer Science or a related field, or equivalent experience
- Evidence of exceptional ability in electrical engineering, computer science, or computer engineering
- 5+ years of experience in digital design
- Expertise in SystemVerilog, C/C++, Python
- Experience working on complex digital systems from architecture, microarchitecture, and RTL, using industry standard tools
- Experience in designing digital signal processing pipelines, from algorithm to RTL
Preferred Qualifications:
- Experience in architecture optimization with process technology customization
- Experience in the verification of complex digital systems, using industry standard tools
- Experience in the physical design of complex digital systems, using industry standard tools
- Experience testing and debugging digital system-on-a-chips
- Functional modeling experience and logic verification with SystemVerilog, SystemC/C++
- Experience automating tool flows
- Experience with embedded design
- Experience in processor instruction set architecture design
- Experience in compiler back-end design and customization
Expected Compensation: The anticipated base salary for this position is expected to be within the following range. Your actual base pay will be determined by your job-related skills, experience, and relevant education or training. We also believe in aligning our employees’ success with the company's long-term growth. As such, in addition to base salary, Neuralink offers equity compensation (in the form of Restricted Stock Units (RSU)) for all full-time employees.
- Base Salary Range: $116,000 USD - $233,800 USD
What We Offer: Full-time employees are eligible for the following benefits listed below.
- An opportunity to change the world and work with some of the smartest and most talented experts from different fields
- Growth potential; we rapidly advance team members who have an outsized impact
- Excellent medical, dental, and vision insurance through a PPO plan
- Paid holidays
- Commuter benefits
- Meals provided
- Equity (RSUs) Temporary Employees & Interns excluded
- 401(k) plan Interns initially excluded until they work 1,000 hours
- Parental leave Temporary Employees & Interns excluded
- Flexible time off Temporary Employees & Interns excluded
See All 8 Mid Level Ic Design Engineer Jobs
Find roles that match your experience and apply in just a few clicks.
Find JobsMid Level Ic Design Engineer Job Market
Who's Hiring
Top Industries Hiring
- Science & Research
- Technology & Software
- Electronics & Hardware
- Telecommunications
Mid Level Ic Design Engineer Jobs: Frequently Asked Questions
How do I get a mid level ic design engineer job?
Position yourself around ownership, not just contribution. Highlight circuits or subsystems you drove from specification through tape-out, tools you selected independently, and design decisions you defended in review. Concrete outcomes matter: power reduction achieved, area saved, yield improvement. Tailor your resume to the process node and design domain each employer lists, and bring a portfolio or presentation that shows your reasoning, not just the results.
Which companies hire mid level ic design engineers?
Companies hiring mid level ic design engineers right now include NEURALINK, Nokia, and Neuralink, based on current listings on Migrate Mate as of September 2026. At this level, hiring covers semiconductor fabless firms, integrated device manufacturers, and large technology companies building custom silicon for compute, communications, and mixed-signal applications.
Are there remote mid level ic design engineer jobs?
Yes, though ic design roles are more lab- and tool-dependent than many engineering disciplines. About 0% of mid level ic design engineer openings are remote or hybrid as of September 2026, concentrated in digital design, verification, and physical design automation where full-stack EDA tool access can be provided through secure cloud or VPN environments rather than on-site workstations.
How do I move up to a mid level ic design engineer role?
Progression into mid level comes from accumulating ownership, not just years. Engineers who get there focus on running a full design block independently, not just implementing assigned tasks. Building fluency in simulation, layout review, and sign-off flows, then volunteering for cross-functional work with verification or physical design teams, signals readiness. Measurable contributions to tape-outs and documented design decisions carry the most weight in promotion conversations.
Which industries hire the most mid level ic design engineers?
Mid Level ic design engineer roles concentrate in Science & Research, Technology & Software, and Electronics & Hardware, based on current listings on Migrate Mate as of September 2026. Those sectors drive demand because they are actively developing proprietary chips for AI acceleration, automotive safety systems, wireless connectivity, and high-speed data infrastructure, all of which require sustained mid-level engineering depth rather than just entry-level support.