J-1 Visa Senior Asic Design Engineer Jobs
Senior ASIC Design Engineer roles in the United States are accessible to exchange visitors through the J-1 visa Trainee or Research Scholar program categories, depending on your career stage and host institution. Securing J-1 sponsorship requires a State Department-designated sponsor organization to issue your DS-2019, separate from your hiring employer.
Find J-1 Visa Senior Asic Design Engineer JobsOverview
Showing 5 of 27+ Senior Asic Design Engineer jobs










See all Senior Asic Design Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Senior Asic Design Engineer roles.
Get Access To All Jobs
Current Employees:
If you are a current Staff, Faculty or Temporary employee at the University of Miami, please click here to log in to Workday to use the internal application process. To learn how to apply for a faculty or staff position, please review this tip sheet.
The Department of Physiology & Biophysics has an exciting opportunity for a full-time Senior Research Associate 3 to work on-site in Miami.
CORE JOB SUMMARY
The Sr. Research Associate 3, SOM conducts highly specialized and complex research in support of the division’s research goals and objectives and assumes responsibility for the successful operations of the laboratory. The incumbent also supervises the activities of all laboratory staff and users and serves as subject matter expert and mentor to less experienced staff.
CORE JOB FUNCTIONS
- Contributes to basic and applied research activities by collecting and analyzing data.
- Understands and interprets research protocols and procedures.
- Maintains an overview of relevant research findings.
- Ensures all research is undertaken according to good research practice.
- Designs, evaluates, and implements methods and protocols for assigned research projects.
- Recommends purchase of new equipment for research projects.
- Writes scientific articles and manuscripts for publication and presentation.
- Oversees and ensures the safe handling of radioactive and hazardous materials.
- Prepares analytical reports relative to research data.
- Adheres to University and unit-level policies and procedures and safeguards University assets.
This list of duties and responsibilities is not intended to be all-inclusive and may be expanded to include other duties or responsibilities as necessary.
CORE QUALIFICATIONS
- Master's degree in relevant field required
- Minimum 3 years of relevant experience required
Knowledge, Skills and Abilities:
- Learning Agility: Ability to learn new procedures, technologies, and protocols, and adapt to changing priorities and work demands.
- Teamwork: Ability to work collaboratively with others and contribute to a team environment.
- Technical Proficiency: Skilled in using office software, technology, and relevant computer applications.
- Communication: Strong and clear written and verbal communication skills for interacting with colleagues and stakeholders.
DEPARTMENT ADDENDUM
Department Specific Functions
- Lead projects on G protein signaling, dopaminergic neuromodulation, and related pathways in striatal function
- Perform and innovate in biochemical assays, cellular signaling studies, genetic manipulations, and imaging experiments
- Collaborate on multidisciplinary studies
- Maintain meticulous records, laboratory notebooks, and analyze experimental data
- Contribute to a supportive, team-oriented lab culture.
Knowledge, Skills and Attitudes:
- Proven expertise in GPCR signaling, cellular biology, and neuronal models is required, along with a strong publication record and the ability to work independently yet collaboratively.
- Ideal candidates will also bring:
- Expertise in sterile tissue culture techniques
- Proficiency in molecular biology techniques, including AAV purification and cloning
- Experience with protein biochemistry approaches, including protein isolation and Western blot analysis
- Experience with confocal microscopy, immunocytochemistry, and immunohistochemistry
- Experience with mouse handling, dissections, and vibrating microtome tissue sectioning
- Ability to contribute toward general lab management and organization
- Proficiency with BRET and 2-photon imaging approaches (highly desirable)
- Excellent communication, organizational, and team skills
The University of Miami offers competitive salaries and a comprehensive benefits package including medical, dental, tuition remission and more.
UHealth-University of Miami Health System, South Florida's only university-based health system, provides leading-edge patient care powered by the groundbreaking research and medical education at the Miller School of Medicine. As an academic medical center, we are proud to serve South Florida, Latin America and the Caribbean. Our physicians represent more than 100 specialties and sub-specialties, and have more than one million patient encounters each year. Our tradition of excellence has earned worldwide recognition for outstanding teaching, research and patient care. We're the challenge you've been looking for.
The University of Miami is an Equal Opportunity Employer. Applicants and employees are protected from discrimination based on certain categories protected by Federal law.
Job Status: Full time
Employee Type: Staff
See all J-1 Visa Senior Asic Design Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new J-1 Visa Senior Asic Design Engineer Jobs.
Get Access To All JobsTips for Finding J-1 Visa Sponsorship as a Senior Asic Design Engineer
Align your credentials with specialty occupation standards
A Senior ASIC Design Engineer position requires documented expertise in RTL design, verification, or physical design. Compile degree transcripts, published work, and portfolio evidence before approaching any host employer or designated sponsor organization.
Identify your J-1 category before targeting employers
If you're a current graduate student or recent graduate within 12 months of degree completion, the Intern category applies. If you've already worked professionally in ASIC or semiconductor design, the Trainee category is the correct fit and allows up to 18 months.
Search for J-1-aligned roles on Migrate Mate
ASIC design positions at research universities, national labs, and semiconductor-focused companies are among the more common J-1 host environments. Use Migrate Mate to filter for roles that align with J-1 Trainee or Research Scholar program structures.
Build a training plan that matches ASIC workflows
Your designated sponsor requires a detailed Training Plan (DS-7002 for Trainees) that maps each phase of your exchange to specific ASIC competencies, such as synthesis flows, timing closure, or DFT methodologies. Vague plans get rejected.
Confirm your host employer's 2-year home residency exposure
ASIC roles funded by a foreign government or tied to certain nationalities can trigger the 2-year home residency requirement under INA Section 212(e). Check this before accepting a host offer, since it restricts H-1B visa and green card transitions afterward.
Verify prevailing wage compliance through OFLC Wage Search
Your host employer must pay wages that meet or exceed the prevailing rate for ASIC design roles in their metro area. Cross-check the offered compensation against OFLC Wage Search data for the relevant SOC code before the DS-2019 is issued.
Senior Asic Design Engineer J-1 Visa: Frequently Asked Questions
Which J-1 program category fits a Senior ASIC Design Engineer?
It depends on your career stage. Graduate students conducting research in chip architecture or VLSI design typically qualify under the Research Scholar or Intern category. Professionals with prior industry experience in RTL design, verification, or physical implementation fall under the Trainee category, which supports placements up to 18 months at a host employer in the semiconductor industry.
Who actually sponsors the J-1 visa for an ASIC design role?
The visa sponsor is a U.S. Department of State-designated organization, not the hiring company. Organizations like IIE, Cultural Vistas, or a research university's exchange office issue the DS-2019 form that authorizes your J-1 status. The semiconductor company or lab where you work is your host employer, but it does not hold the sponsorship designation and cannot issue the DS-2019 itself.
Can a semiconductor company host a J-1 Trainee for ASIC work without being a designated sponsor?
Yes. A private semiconductor company can serve as a host employer without holding its own State Department designation. It partners with an existing designated sponsor organization, which conducts due diligence, signs the DS-7002 Training Plan, and remains responsible for monitoring your program compliance throughout the placement.
How do I find U.S. employers open to hosting J-1 ASIC engineers?
Many semiconductor companies and research institutions that host J-1 exchange visitors don't advertise that status in job postings. Migrate Mate lets you search for Senior ASIC Design Engineer roles at employers with a track record of supporting exchange visitor programs, so you're not filtering through thousands of listings that have no J-1 pathway.
Does the 2-year home residency requirement affect ASIC engineers on J-1?
It can. The requirement is triggered if your exchange is funded by your home government, if your home country designated the skills as needed domestically, or if you're on a government-sponsored exchange. ASIC engineers coming through corporate training programs are less commonly subject to it, but you should verify your DS-2019 remarks section and consult your designated sponsor before planning any H-1B or immigrant visa transition.