Asic Verification Engineer Jobs in USA with Visa Sponsorship
ASIC verification engineers are among the most consistently sponsored roles in semiconductor and chip design. Employers filing H-1B visa petitions for this role typically require a master's degree in electrical engineering or computer engineering, and USCIS approves the vast majority of petitions given the clear specialty occupation fit. For detailed occupation requirements, see the O*NET profile.
See All Asic Verification Engineer JobsOverview
Showing 5 of 42+ Asic Verification Engineer jobs


Have you applied for this role?


Have you applied for this role?


Have you applied for this role?


Have you applied for this role?


Have you applied for this role?
See all 42+ Asic Verification Engineer jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Asic Verification Engineer roles.
Get Access To All Jobs
INTRODUCTION
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.
Job Description:
Senior ASIC Verification Engineer
Role Summary
We are looking for a Senior ASIC Verification Engineer to verify complex networking ASICs at both block level and full-chip level. This role involves creating testbenches using SystemVerilog and UVM, building high-quality verification environments, writing directed and constrained-random tests, debugging failures, and working closely with architecture, design, and emulation teams. The role also includes developing high-performance C++/SystemC reference models and participating in emulation and post-silicon validation.
Responsibilities
Verification Planning & Execution
- Develop verification plans for block-level and full-chip features based on architecture and design specifications.
- Build UVM-based verification environments in SystemVerilog.
- Write constrained-random tests, directed tests, and coverage-driven tests.
- Drive functional coverage, code coverage, and closure of verification metrics.
RTL Verification & Debug
- Run simulations, triage failures, and work closely with RTL designers to debug issues.
- Review micro-architecture and RTL to identify corner cases and test gaps.
- Create checkers, scoreboards, assertions, and coverage models.
Reference Model Development
- Develop high-performance C++ and SystemC reference models for key datapath or control-plane functions.
- Integrate reference models into simulation environments for accurate checking.
- Optimize models for simulation performance and scalability.
Emulation & Post-Silicon
- Develop test benches and test cases for emulation platforms (e.g., Palladium, Veloce, ZeBu).
- Work with emulation engineers to debug emulation failures and improve pre-silicon quality.
- Support post-silicon bring-up, test execution, and bug root-causing.
Collaboration & Documentation
- Collaborate daily with architecture, RTL design, physical design, and firmware teams.
- Document verification plans, testbench architecture, and test results clearly.
- Mentor junior verification engineers and promote best practices.
Required Skills and Experience
- Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or related field.
- 8+ years of experience in ASIC or SoC verification.
- Strong hands-on experience with SystemVerilog and UVM.
- Experience verifying networking ASICs (switching, routing, packet processing, or similar) is desired.
-
Solid understanding of:
-
Constrained-random verification
- Directed and scenario-based testing
- Coverage-driven methodologies
-
Assertions (SVA)
-
Experience writing and optimizing C++ and/or SystemC reference models.
- Experience with emulation environments and post-silicon debug.
- Familiarity with EDA tools for simulation, debug, coverage, waveform analysis, and formal checks.
- Strong problem-solving skills and ability to debug complex design/testbench interactions.
- Excellent communication and teamwork skills.
Additional Skills:
Accountability, Accountability, Action Planning, Active Learning, Active Listening, Agile Methodology, Agile Scrum Development, Analytical Thinking, Bias, Coaching, Creativity, Critical Thinking, Cross-Functional Teamwork, Data Analysis Management, Data Collection Management (Inactive), Data Controls, Design, Design Thinking, Empathy, Follow-Through, Group Problem Solving, Growth Mindset, Intellectual Curiosity (Inactive), Long Term Planning, Managing Ambiguity {+ 5 more}
What We Can Offer You:
Health & Wellbeing
We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
Personal & Professional Development
We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.
Unconditional Inclusion
We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
LOCATION
Location: Hybrid (average 2 days per week from an HPE office)
Job:
Engineering
Job Level:
TCP_04
The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 135,000 - 310,500 in North Carolina
The listed salary range reflects base salary. Variable incentives may also be offered. Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html
HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.
Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.
HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.
No Fees Notice & Recruitment Fraud Disclaimer
It has come to HPE’s attention that there has been an increase in recruitment fraud whereby scammers impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.
Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.

INTRODUCTION
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.
Job Description:
Senior ASIC Verification Engineer
Role Summary
We are looking for a Senior ASIC Verification Engineer to verify complex networking ASICs at both block level and full-chip level. This role involves creating testbenches using SystemVerilog and UVM, building high-quality verification environments, writing directed and constrained-random tests, debugging failures, and working closely with architecture, design, and emulation teams. The role also includes developing high-performance C++/SystemC reference models and participating in emulation and post-silicon validation.
Responsibilities
Verification Planning & Execution
- Develop verification plans for block-level and full-chip features based on architecture and design specifications.
- Build UVM-based verification environments in SystemVerilog.
- Write constrained-random tests, directed tests, and coverage-driven tests.
- Drive functional coverage, code coverage, and closure of verification metrics.
RTL Verification & Debug
- Run simulations, triage failures, and work closely with RTL designers to debug issues.
- Review micro-architecture and RTL to identify corner cases and test gaps.
- Create checkers, scoreboards, assertions, and coverage models.
Reference Model Development
- Develop high-performance C++ and SystemC reference models for key datapath or control-plane functions.
- Integrate reference models into simulation environments for accurate checking.
- Optimize models for simulation performance and scalability.
Emulation & Post-Silicon
- Develop test benches and test cases for emulation platforms (e.g., Palladium, Veloce, ZeBu).
- Work with emulation engineers to debug emulation failures and improve pre-silicon quality.
- Support post-silicon bring-up, test execution, and bug root-causing.
Collaboration & Documentation
- Collaborate daily with architecture, RTL design, physical design, and firmware teams.
- Document verification plans, testbench architecture, and test results clearly.
- Mentor junior verification engineers and promote best practices.
Required Skills and Experience
- Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or related field.
- 8+ years of experience in ASIC or SoC verification.
- Strong hands-on experience with SystemVerilog and UVM.
- Experience verifying networking ASICs (switching, routing, packet processing, or similar) is desired.
-
Solid understanding of:
-
Constrained-random verification
- Directed and scenario-based testing
- Coverage-driven methodologies
-
Assertions (SVA)
-
Experience writing and optimizing C++ and/or SystemC reference models.
- Experience with emulation environments and post-silicon debug.
- Familiarity with EDA tools for simulation, debug, coverage, waveform analysis, and formal checks.
- Strong problem-solving skills and ability to debug complex design/testbench interactions.
- Excellent communication and teamwork skills.
Additional Skills:
Accountability, Accountability, Action Planning, Active Learning, Active Listening, Agile Methodology, Agile Scrum Development, Analytical Thinking, Bias, Coaching, Creativity, Critical Thinking, Cross-Functional Teamwork, Data Analysis Management, Data Collection Management (Inactive), Data Controls, Design, Design Thinking, Empathy, Follow-Through, Group Problem Solving, Growth Mindset, Intellectual Curiosity (Inactive), Long Term Planning, Managing Ambiguity {+ 5 more}
What We Can Offer You:
Health & Wellbeing
We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
Personal & Professional Development
We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.
Unconditional Inclusion
We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
LOCATION
Location: Hybrid (average 2 days per week from an HPE office)
Job:
Engineering
Job Level:
TCP_04
The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 135,000 - 310,500 in North Carolina
The listed salary range reflects base salary. Variable incentives may also be offered. Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html
HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.
Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.
HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.
No Fees Notice & Recruitment Fraud Disclaimer
It has come to HPE’s attention that there has been an increase in recruitment fraud whereby scammers impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.
Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.
See all 42+ Asic Verification Engineer jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Asic Verification Engineer roles.
Get Access To All JobsTips for Finding Visa Sponsorship as an Asic Verification Engineer
Target fabless semiconductor companies first
Companies like Qualcomm, Nvidia, AMD, Broadcom, and Apple Silicon teams file H-1B petitions for ASIC verification engineers at high volume. These employers have established immigration processes and dedicated legal teams, which means faster sponsorship decisions and fewer complications.
Highlight UVM and SystemVerilog expertise prominently
Sponsoring employers need to prove specialty occupation to USCIS. A resume that clearly demonstrates UVM methodology, constrained-random verification, and SystemVerilog proficiency strengthens the employer's petition by showing the role requires specialized knowledge a generalist engineer lacks.
A master's degree significantly strengthens your petition
USCIS scrutinizes ASIC roles more closely when only a bachelor's degree is listed. A master's in electrical engineering, computer engineering, or a related field reduces RFE risk considerably and aligns with what most hiring managers expect for senior verification roles.
Document your project scope and block ownership clearly
Vague job descriptions increase RFE risk. Work with your employer to ensure the offer letter and LCA describe specific verification responsibilities: coverage closure, assertion-based verification, or block-level sign-off. Precision in documentation helps USCIS approve the petition without delays.
Australian engineers should ask about the E-3 visa
If you hold Australian citizenship, the E-3 visa bypasses the H-1B lottery entirely. It requires the same specialty occupation showing but has a 10,500 annual cap that has never been filled, making it a significantly more reliable path into ASIC verification roles.
Asic Verification Engineer jobs are hiring across the US. Find yours.
Find Asic Verification Engineer JobsFrequently Asked Questions
Does an ASIC verification engineer role qualify as a specialty occupation for H-1B purposes?
Yes, ASIC verification engineering consistently qualifies as a specialty occupation. USCIS recognizes that the role requires at minimum a bachelor's degree in electrical engineering, computer engineering, or a closely related field. Roles involving UVM, SystemVerilog, and formal verification methodologies have a strong track record of approval, particularly when the job description is specific about technical responsibilities rather than generic engineering duties.
What degree does a sponsoring employer need to list on an H-1B petition for this role?
Most employers specify a bachelor's degree in electrical engineering, computer engineering, or computer science as the minimum. A master's degree is increasingly common in job postings and reduces the risk of a Request for Evidence. If your degree is in a related field rather than directly in EE or CE, your employer's immigration attorney may need to demonstrate equivalency through coursework overlap or progressive experience.
How do I find ASIC verification engineer jobs that offer visa sponsorship?
Migrate Mate is built specifically for international engineers seeking sponsored roles. The job board filters for employers with active sponsorship histories, so you're not wasting applications on companies that don't sponsor. ASIC verification roles from semiconductor companies, EDA vendors, and hardware startups appear regularly, and you can filter by visa type including H-1B and E-3.
Can I stay on OPT or STEM OPT while waiting for H-1B approval as an ASIC verification engineer?
Yes, and most international engineers in this field rely on exactly this sequence. Standard OPT gives you 12 months post-graduation, and a STEM OPT extension adds up to 24 more months if your degree is in electrical engineering, computer engineering, or a qualifying STEM field. That 36-month window covers multiple H-1B lottery cycles. Your employer must be enrolled in E-Verify to support STEM OPT.
Are ASIC verification engineers at risk of H-1B RFEs, and how can I reduce that risk?
RFE risk is lower for ASIC verification than for generalist software roles, but it exists when job descriptions are vague or the degree field doesn't closely match the role. The most effective mitigation is a detailed offer letter that specifies the verification methodology, tools, and block-level responsibilities involved. A master's degree in EE or CE, combined with a precise job description, puts the petition in a strong position for approval.
What is the prevailing wage requirement for sponsored Asic Verification Engineer jobs?
U.S. employers sponsoring a visa must pay at least the prevailing wage, which is what workers in the same role, area, and experience level typically earn. The Department of Labor sets this rate to make sure companies aren't hiring foreign workers simply because they'd accept lower pay than a U.S. worker. It varies by job title, location, and experience. You can look up current prevailing wage rates for any occupation and location using the OFLC Wage Search page.
See which Asic Verification Engineer employers are hiring and sponsoring visas right now.
Search Asic Verification Engineer Jobs