Asic Verification Engineer Jobs in USA with Visa Sponsorship
ASIC verification engineers are among the most consistently sponsored roles in semiconductor and chip design. Employers filing H-1B visa petitions for this role typically require a master's degree in electrical engineering or computer engineering, and USCIS approves the vast majority of petitions given the clear specialty occupation fit. For detailed occupation requirements, see the O*NET profile.
Find Asic Verification Engineer JobsOverview
Showing 5 of 718+ Asic Verification Engineer jobs










See all 718+ Asic Verification Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Asic Verification Engineer roles.
Get Access To All Jobs
The application window is expected to close on: 12/17/2026
This is an onsite role based in San Jose, CA.
Meet the Team
The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.
Your Impact
As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary data center solutions. You’ll architect and develop DV infrastructure, create and execute comprehensive test plans, and ensure robust verification and coverage for complex chips. Your collaboration with designers, architects, and software teams will help guarantee seamless integration and optimal performance of Cisco’s hardware platforms. You will:
- Architect, develop, and maintain block, cluster, and top-level Design Verification (DV) environment infrastructure.
- Build DV environments from scratch for block and cluster levels.
- Develop, implement, and enhance test plans and tests for block and cluster verification, using both constraint-random and directed stimulus.
- Ensure comprehensive verification coverage through code and functional coverage implementation and review.
- Qualify RTL design by running Gate Level Simulations on netlists.
- Collaborate with designers, architects, and software teams to debug issues during post-silicon bring-up and integration.
- Support design testing in emulation environments.
Minimum Qualifications
- Bachelors degree in Computer, Electrical or Electronics Engineering, + 5 years of relevant technical experience, or Masters degree in a related field + 3 years of relevant technical experience, focused on ASIC design and verification.
- Experience in System Verilog or UVM methodology.
- Experience building reusable and scalable test benches from scratch.
- Experience with scripting using Perl and/or Python.
Preferred Qualifications
- Experience with forwarding logic, parsers, or P4.
- Experience using emulation platforms such as Veloce, Palladium, Zebu, or HAPS.
- Knowledge of formal verification tools (e.g., IEV or VC Formal).
- Domain knowledge in one or more protocols such as PCIe, CXL, Ethernet, RDMA, DDR, or TCP.
Why Cisco?
At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Message to applicants applying to work in the U.S. and/or Canada:
The starting salary range posted for this position is $155,000.00 to $222,600.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.
Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.
U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:
- 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
- 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
- Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
- Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
- 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next
- Additional paid time away may be requested to deal with critical or emergency issues for family members
- Optional 10 paid days per full calendar year to volunteer
For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.
Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:
- .75% of incentive target for each 1% of revenue attainment up to 50% of quota;
- 1.5% of incentive target for each 1% of attainment between 50% and 75%;
- 1% of incentive target for each 1% of attainment between 75% and 100%; and
- Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.
The applicable full salary ranges for this position, by specific state, are listed below:
New York City Metro Area:
$155,000.00 - $256,000.00
Non-Metro New York state & Washington state:
$138,100.00 - $227,900.00
- For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
See all 718+ Asic Verification Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Asic Verification Engineer roles.
Get Access To All JobsTips for Finding Visa Sponsorship as an Asic Verification Engineer
Target fabless semiconductor companies first
Companies like Qualcomm, Nvidia, AMD, Broadcom, and Apple Silicon teams file H-1B petitions for ASIC verification engineers at high volume. These employers have established immigration processes and dedicated legal teams, which means faster sponsorship decisions and fewer complications.
Highlight UVM and SystemVerilog expertise prominently
Sponsoring employers need to prove specialty occupation to USCIS. A resume that clearly demonstrates UVM methodology, constrained-random verification, and SystemVerilog proficiency strengthens the employer's petition by showing the role requires specialized knowledge a generalist engineer lacks.
A master's degree significantly strengthens your petition
USCIS scrutinizes ASIC roles more closely when only a bachelor's degree is listed. A master's in electrical engineering, computer engineering, or a related field reduces RFE risk considerably and aligns with what most hiring managers expect for senior verification roles.
Get familiar with the H-1B cap timeline before you apply
H-1B registration opens in March for an October 1 start date. If you're on OPT, confirm your expiration date against this window. STEM OPT gives you up to 36 months of runway, which may cover one or two lottery cycles if needed.
Document your project scope and block ownership clearly
Vague job descriptions increase RFE risk. Work with your employer to ensure the offer letter and LCA describe specific verification responsibilities: coverage closure, assertion-based verification, or block-level sign-off. Precision in documentation helps USCIS approve the petition without delays.
Australian engineers should ask about the E-3 visa
If you hold Australian citizenship, the E-3 visa bypasses the H-1B lottery entirely. It requires the same specialty occupation showing but has a 10,500 annual cap that has never been filled, making it a significantly more reliable path into ASIC verification roles.
Frequently Asked Questions
Does an ASIC verification engineer role qualify as a specialty occupation for H-1B purposes?
Yes, ASIC verification engineering consistently qualifies as a specialty occupation. USCIS recognizes that the role requires at minimum a bachelor's degree in electrical engineering, computer engineering, or a closely related field. Roles involving UVM, SystemVerilog, and formal verification methodologies have a strong track record of approval, particularly when the job description is specific about technical responsibilities rather than generic engineering duties.
What degree does a sponsoring employer need to list on an H-1B petition for this role?
Most employers specify a bachelor's degree in electrical engineering, computer engineering, or computer science as the minimum. A master's degree is increasingly common in job postings and reduces the risk of a Request for Evidence. If your degree is in a related field rather than directly in EE or CE, your employer's immigration attorney may need to demonstrate equivalency through coursework overlap or progressive experience.
How do I find ASIC verification engineer jobs that offer visa sponsorship?
Migrate Mate is built specifically for international engineers seeking sponsored roles. The job board filters for employers with active sponsorship histories, so you're not wasting applications on companies that don't sponsor. ASIC verification roles from semiconductor companies, EDA vendors, and hardware startups appear regularly, and you can filter by visa type including H-1B visa and E-3 visa.
Can I stay on OPT or STEM OPT while waiting for H-1B approval as an ASIC verification engineer?
Yes, and most international engineers in this field rely on exactly this sequence. Standard OPT gives you 12 months post-graduation, and a STEM OPT extension adds up to 24 more months if your degree is in electrical engineering, computer engineering, or a qualifying STEM field. That 36-month window covers multiple H-1B lottery cycles. Your employer must be enrolled in E-Verify to support STEM OPT.
Are ASIC verification engineers at risk of H-1B RFEs, and how can I reduce that risk?
RFE risk is lower for ASIC verification than for generalist software roles, but it exists when job descriptions are vague or the degree field doesn't closely match the role. The most effective mitigation is a detailed offer letter that specifies the verification methodology, tools, and block-level responsibilities involved. A master's degree in EE or CE, combined with a precise job description, puts the petition in a strong position for approval.
What is the prevailing wage requirement for sponsored Asic Verification Engineer jobs?
U.S. employers sponsoring a visa must pay at least the prevailing wage, which is what workers in the same role, area, and experience level typically earn. The Department of Labor sets this rate to make sure companies aren't hiring foreign workers simply because they'd accept lower pay than a U.S. worker. It varies by job title, location, and experience. You can look up current prevailing wage rates for any occupation and location using the OFLC Wage Search page.