Green Card Process Development Engineer Jobs
Process Development Engineer roles qualify for green card sponsorship under EB-2 for advanced-degree professionals and EB-3 for degreed engineers, with employers filing PERM labor certification through DOL before petitioning USCIS. Priority dates and country-of-birth backlogs vary, so starting sponsorship discussions early in your job search matters.
Find Green Card Process Development Engineer JobsOverview
Showing 5 of 136+ Process Development Engineer jobs
See all 136+ Process Development Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Process Development Engineer roles.
Get Access To All JobsLocation: Rowland, CA (Onsite)
Position Summary
The Process Engineer is responsible for developing, optimizing, and sustaining wafer fabrication processes that support yield, quality, and throughput for InP photonic device lines, specifically InP Buried Heterostructure (BH) DFB lasers and BH Gain Chips (GC). The Process Engineer owns one or more fab process modules (photolithography, PECVD, dry etch, wet etch, and metallization), including the Mesa etch and surface preparation steps that support MOCVD epitaxial regrowth of InP current-blocking layers used to form the buried heterostructure. This role applies advanced technical training in materials, semiconductor processing, and statistical methods to resolve process excursions, improve device performance and yield, and transition new processes into volume production.
Working in a III-V cleanroom environment with minimal supervision, the Process Engineer partners closely with Wafer Fab Supervisors, Technicians, Equipment Engineering, Device and Test Engineering, and Quality to maintain Process-of-Record (POR) discipline, drive data-based decisions, and support reliable, high-yield, high-volume manufacturing.
Responsibilities:
Process Development & Module Ownership
- Own assigned process modules (photolithography, PECVD, dry etch, wet etch, and/or metallization) for InP BH DFB laser and BH GC production, with responsibility for process capability, stability, and yield performance
- Develop, characterize, and optimize processes such as lithography CD and overlay control, dielectric film properties, Mesa etch profile and depth control, surface preparation for MOCVD regrowth, and ohmic contact formation
- Define process windows, specifications, and control limits using designed experiments and statistical analysis
- Evaluate new materials, chemistries, equipment, and process techniques to improve device performance, yield, throughput, and cost
- Characterize process results using SEM, profilometry, ellipsometry, TLM, and device electrical and optical test data to link process parameters to device performance
Excursion Response, Root Cause & Yield Improvement
- Lead root-cause investigation and corrective action for process excursions, yield loss, and drift (e.g., CD shift, film stress or thickness non-uniformity, etch rate or profile drift, contact resistance shift)
- Analyze in-line, wafer-level, and device-level data to identify yield detractors and prioritize improvement projects
- Use structured problem-solving methods (8D, fishbone, FMEA) and short-loop experiments to isolate root cause and verify corrective actions
- Work with Equipment Engineering to resolve tool-related issues and to qualify tools after maintenance or modification
Process Control, Documentation & Change Management
- Define and review SPC charts, control limits, and monitor strategies for assigned process modules, and ensure out-of-control events are addressed in a timely manner
- Author and maintain POR documentation, process specifications, and work instructions for assigned process areas
- Approve and manage process changes through the change control system, including qualification and post-change verification of process stability
- Provide technical guidance, training, and process-specific direction to Wafer Fab Supervisors, Technicians, and Operators
NPI, DOE & Cross-Functional Support
- Plan and execute DOEs, process qualifications, and NPI process runs, and transition new or modified processes into volume production
- Partner with Device Engineering, MOCVD/Epitaxy, Test, Quality, and Production Planning to align process capability with product requirements and customer commitments
- Prepare technical reports, data summaries, and presentations for fab management and cross-functional teams
- Support customer and supplier technical reviews, audits, and failure analysis activities as needed
Minimum Qualifications:
- Master’s degree in materials science, electrical engineering, chemical engineering, physics, or a related engineering or science field required
- 2 - 5 years of experience in semiconductor/photonics wafer processing, with direct III-V/InP process experience preferred; relevant graduate research in III-V device fabrication will be considered toward experience
- Hands-on experience with one or more of the following process areas: photolithography, PECVD, dry etch, wet etch, and metallization
- Experience with InP-based laser or photonic integrated circuit fabrication preferred
- Strong working knowledge of semiconductor process physics and chemistry, including lithography, thin film deposition, plasma and wet etch, and metallization/ohmic contact formation for III-V materials
- Proficiency in statistical analysis, SPC, and design of experiments (DOE) using tools such as JMP, Minitab, Python, or equivalent
- Demonstrated ability to independently lead root-cause investigations and drive corrective actions to closure
- Ability to correlate process data with device electrical and optical performance
- Familiarity with fab metrology and characterization tools (CD-SEM, profilometer, ellipsometer, XRD, SEM, TLM test structures)
- Strong written and verbal communication skills, with the ability to present technical results to management and cross-functional teams
- Ability to work effectively with technicians, supervisors, and engineers in a team environment
- Ability to work in a cleanroom environment for extended periods across multiple process bays
- Ability to work around chemicals (acids, solvents), process gases, and precious metals with proper safety procedures
- May require flexibility to support engineering runs or excursions outside standard shift hours
The intent of this job description is to describe the major duties and responsibilities performed by incumbents of this job. Incumbents may be required to perform job-related tasks other than those specifically included in this description.
All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities.
A reasonable estimate of the pay range for this position is $95,000 – $135,000. There are several factors taken into consideration in determining base salary, including but not limited to: job-related qualifications, skills, education and experience, as well as job location and the value of other elements of an employee’s total compensation package.
Location: Rowland, CA (Onsite)
Position Summary
The Process Engineer is responsible for developing, optimizing, and sustaining wafer fabrication processes that support yield, quality, and throughput for InP photonic device lines, specifically InP Buried Heterostructure (BH) DFB lasers and BH Gain Chips (GC). The Process Engineer owns one or more fab process modules (photolithography, PECVD, dry etch, wet etch, and metallization), including the Mesa etch and surface preparation steps that support MOCVD epitaxial regrowth of InP current-blocking layers used to form the buried heterostructure. This role applies advanced technical training in materials, semiconductor processing, and statistical methods to resolve process excursions, improve device performance and yield, and transition new processes into volume production.
Working in a III-V cleanroom environment with minimal supervision, the Process Engineer partners closely with Wafer Fab Supervisors, Technicians, Equipment Engineering, Device and Test Engineering, and Quality to maintain Process-of-Record (POR) discipline, drive data-based decisions, and support reliable, high-yield, high-volume manufacturing.
Responsibilities:
Process Development & Module Ownership
- Own assigned process modules (photolithography, PECVD, dry etch, wet etch, and/or metallization) for InP BH DFB laser and BH GC production, with responsibility for process capability, stability, and yield performance
- Develop, characterize, and optimize processes such as lithography CD and overlay control, dielectric film properties, Mesa etch profile and depth control, surface preparation for MOCVD regrowth, and ohmic contact formation
- Define process windows, specifications, and control limits using designed experiments and statistical analysis
- Evaluate new materials, chemistries, equipment, and process techniques to improve device performance, yield, throughput, and cost
- Characterize process results using SEM, profilometry, ellipsometry, TLM, and device electrical and optical test data to link process parameters to device performance
Excursion Response, Root Cause & Yield Improvement
- Lead root-cause investigation and corrective action for process excursions, yield loss, and drift (e.g., CD shift, film stress or thickness non-uniformity, etch rate or profile drift, contact resistance shift)
- Analyze in-line, wafer-level, and device-level data to identify yield detractors and prioritize improvement projects
- Use structured problem-solving methods (8D, fishbone, FMEA) and short-loop experiments to isolate root cause and verify corrective actions
- Work with Equipment Engineering to resolve tool-related issues and to qualify tools after maintenance or modification
Process Control, Documentation & Change Management
- Define and review SPC charts, control limits, and monitor strategies for assigned process modules, and ensure out-of-control events are addressed in a timely manner
- Author and maintain POR documentation, process specifications, and work instructions for assigned process areas
- Approve and manage process changes through the change control system, including qualification and post-change verification of process stability
- Provide technical guidance, training, and process-specific direction to Wafer Fab Supervisors, Technicians, and Operators
NPI, DOE & Cross-Functional Support
- Plan and execute DOEs, process qualifications, and NPI process runs, and transition new or modified processes into volume production
- Partner with Device Engineering, MOCVD/Epitaxy, Test, Quality, and Production Planning to align process capability with product requirements and customer commitments
- Prepare technical reports, data summaries, and presentations for fab management and cross-functional teams
- Support customer and supplier technical reviews, audits, and failure analysis activities as needed
Minimum Qualifications:
- Master’s degree in materials science, electrical engineering, chemical engineering, physics, or a related engineering or science field required
- 2 - 5 years of experience in semiconductor/photonics wafer processing, with direct III-V/InP process experience preferred; relevant graduate research in III-V device fabrication will be considered toward experience
- Hands-on experience with one or more of the following process areas: photolithography, PECVD, dry etch, wet etch, and metallization
- Experience with InP-based laser or photonic integrated circuit fabrication preferred
- Strong working knowledge of semiconductor process physics and chemistry, including lithography, thin film deposition, plasma and wet etch, and metallization/ohmic contact formation for III-V materials
- Proficiency in statistical analysis, SPC, and design of experiments (DOE) using tools such as JMP, Minitab, Python, or equivalent
- Demonstrated ability to independently lead root-cause investigations and drive corrective actions to closure
- Ability to correlate process data with device electrical and optical performance
- Familiarity with fab metrology and characterization tools (CD-SEM, profilometer, ellipsometer, XRD, SEM, TLM test structures)
- Strong written and verbal communication skills, with the ability to present technical results to management and cross-functional teams
- Ability to work effectively with technicians, supervisors, and engineers in a team environment
- Ability to work in a cleanroom environment for extended periods across multiple process bays
- Ability to work around chemicals (acids, solvents), process gases, and precious metals with proper safety procedures
- May require flexibility to support engineering runs or excursions outside standard shift hours
The intent of this job description is to describe the major duties and responsibilities performed by incumbents of this job. Incumbents may be required to perform job-related tasks other than those specifically included in this description.
All duties and responsibilities are essential job functions and requirements and are subject to possible modification to reasonably accommodate individuals with disabilities.
A reasonable estimate of the pay range for this position is $95,000 – $135,000. There are several factors taken into consideration in determining base salary, including but not limited to: job-related qualifications, skills, education and experience, as well as job location and the value of other elements of an employee’s total compensation package.
See all 136+ Green Card Process Development Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Green Card Process Development Engineer Jobs.
Get Access To All JobsTips for Finding Green Card Sponsorship as a Process Development Engineer
Document your process engineering credentials precisely
PERM requires your job duties and minimum requirements to match your actual qualifications. Gather transcripts, professional licenses, and project portfolios that clearly link your degree field to process development work, since DOL auditors scrutinize qualification mismatches closely.
Target employers with active PERM filing history
Pharmaceutical, semiconductor, and chemical manufacturers sponsor process engineers at higher rates than general industrial employers. Search the OFLC Wage Search to confirm which employers have filed PERM cases for your SOC code before applying, so you prioritize realistic sponsorship opportunities.
Use Migrate Mate to filter green card sponsoring roles
Searching broadly wastes time on employers who won't sponsor. Migrate Mate filters Process Development Engineer openings by green card sponsorship history, letting you focus your applications on employers who have already navigated PERM for this role type.
Request EB-2 sponsorship if your role requires an advanced degree
If your position requires a master's degree or equivalent in chemical, materials, or biomedical engineering, ask your employer to file under EB-2 rather than EB-3. EB-2 priority dates for most countries move faster than EB-3, which can shorten your overall wait significantly.
Verify your job description satisfies specialty occupation standards
PERM filings for process engineers sometimes fail when job duties include general manufacturing tasks that don't require a specific degree. Work with your employer to ensure the position description in the I-140 petition reflects the specialized engineering functions you actually perform.
Understand how prevailing wage affects your offer negotiation
DOL sets a prevailing wage for your role before PERM is filed, and your offered salary must meet or exceed it. Check the O*NET occupation profile for your SOC code, then cross-reference wage levels on the OFLC Wage Search so you negotiate an offer that clears the DOL threshold.
Green Card Process Development Engineer: Frequently Asked Questions
Does a Process Development Engineer role qualify for green card sponsorship under EB-2 or EB-3?
Both categories can apply. EB-2 covers the role when the employer requires a master's degree or equivalent in a relevant engineering discipline. EB-3 applies when a bachelor's degree meets the minimum requirements. The distinction matters because EB-2 priority dates move faster for most nationalities, and the PERM labor certification requirements are the same for both categories.
How is green card sponsorship different from H-1B sponsorship for this role?
H-1B visa is a temporary work visa with an annual lottery and a six-year cap, while green card sponsorship through PERM and I-140 leads to permanent residency with no annual cap at the EB-3 level for most countries. The PERM process takes longer upfront, often 18 to 24 months before USCIS adjudicates the I-140, but the outcome is permanent status rather than a visa that requires renewal or reapplication.
Where can I find Process Development Engineer jobs where the employer will sponsor a green card?
Migrate Mate filters engineering roles specifically by green card sponsorship history, so you can identify employers who have already filed PERM cases for process engineering positions rather than guessing from a general job listing. Focusing on companies in pharmaceuticals, semiconductors, and specialty chemicals gives you the strongest pool of realistic sponsorship candidates.
What does the PERM labor certification process involve for a Process Development Engineer?
Your employer files an ETA Form 9089 with DOL after conducting a mandatory recruitment campaign showing no qualified U.S. workers were available. DOL reviews whether the prevailing wage offered meets the rate for your SOC code and whether the job duties genuinely require a degreed engineer. Audits are common for technical roles, so thorough documentation of your qualifications and the employer's recruitment efforts is critical.
How does country of birth affect the green card timeline for engineers in this role?
Nationals of India and China face multi-year or decade-long priority date backlogs in the EB-2 and EB-3 categories because USCIS caps employment-based green cards per country annually. Engineers from other countries typically face much shorter waits. Filing your I-140 as early as possible locks in an earlier priority date, which determines your place in the queue regardless of how long PERM itself takes.