H-1B Visa ASIC Engineer Jobs
ASIC Engineer jobs at H-1B visa sponsoring employers sit firmly within specialty occupation territory, requiring at least a bachelor's degree in electrical engineering, computer engineering, or a closely related field. Sponsors file a Labor Condition Application with DOL and an I-129 petition with USCIS, covering up to three years of status with extensions to six.
Find H-1B Visa ASIC Engineer JobsOverview
Showing 5 of 125+ ASIC Engineer jobs
See all 125+ ASIC Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new ASIC Engineer roles.
Get Access To All JobsAbout the Company:
At SK Hynix Memory Solutions, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.
We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.
About the Role
Join our digital ASIC design team to develop IP for next-generation SSD controllers and storage solutions. This role offers opportunities across the controller architecture, including host interfaces, on-chip interconnects, and back-end NAND subsystems. You will translate product requirements into microarchitecture specifications, implement high-quality RTL, and collaborate with verification and physical design teams to deliver production-ready silicon.
You will help shape the performance, power efficiency, and scalability of future storage products, with potential opportunities to explore computational storage, storage for AI workloads, next generation SSD architectures as our technology and product roadmap evolve.
Responsibilities
- Own digital ASIC blocks from requirements and microarchitecture definition through RTL implementation, verification support, and silicon delivery.
- Develop clear microarchitecture specifications documenting interfaces, data flows, design tradeoffs, and implementation details.
- Write synthesizable Verilog or SystemVerilog RTL that meets functional, performance, power, and area requirements.
- Run and resolve findings from RTL lint, clock domain crossing (CDC), and synthesis tools to improve design quality.
- Collaborate with design verification engineers to develop verification plans, debug simulations using tools such as Synopsys VCS, and resolve functional issues.
- Work with physical design and timing teams on timing constraints, critical-path optimization, and timing closure.
- Lead design reviews, provide technical guidance to other engineers, and coordinate with cross-functional teams to meet project milestones.
Minimum Qualifications
- Master's degree in Electrical Engineering, Computer Engineering, or a closely related field.
- Demonstrated experience independently owning complex digital ASIC blocks, with technical depth and judgment appropriate for a Staff Engineer.
- Strong proficiency in synthesizable Verilog or SystemVerilog and synchronous digital design fundamentals.
- Working knowledge of ASIC development flows, including simulation using VCS or an equivalent tool, lint, CDC analysis, logic synthesis, and static timing analysis and timing closure.
- Ability to write clear microarchitecture specifications, debug complex design issues, and communicate effectively across design, verification, and physical design teams.
Preferred Qualifications
- Experience designing PCIe or NVMe controller logic.
- Experience with SSD controller architectures, NAND interfaces, or flash storage systems.
- Familiarity with AXI protocols, on-chip interconnects, and high-throughput data movement.
- Experience with CPU subsystems or UCIe interfaces.
- Experience delivering ASIC designs through tapeout and supporting silicon bring-up, validation, or production debug.
REGARDING COMPENSATION:
SK hynix memory solutions America Inc. offers you the opportunity to apply your skills to exciting projects while working with innovative teams. Our compensation package is complemented by a generous benefits package including medical, dental, vision, life insurance and a company 401(k) match, as well as cafeteria, onsite gym and much more. If you are motivated by technical challenges, we offer a collaborative work environment that encourages career growth.
The salary offered to a selected candidate will be tailored based on several factors, including the location, job grade, relevant knowledge, skills, and experience. We also take into account the internal equity among our current team members to ensure fairness and competitiveness.
Benefits:
- Top Tier health insurance
- Paid day offs: Paid Time Off, Company Holidays, Parental Leave, Happy Fridays
- 401k Matching
- Flexible Spending Account (FSA) for Health Care & Dependent Care
- Corporate discount programs
- Free Breakfast/Lunch/Dinner provided to employees
About the Company:
At SK Hynix Memory Solutions, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.
We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.
About the Role
Join our digital ASIC design team to develop IP for next-generation SSD controllers and storage solutions. This role offers opportunities across the controller architecture, including host interfaces, on-chip interconnects, and back-end NAND subsystems. You will translate product requirements into microarchitecture specifications, implement high-quality RTL, and collaborate with verification and physical design teams to deliver production-ready silicon.
You will help shape the performance, power efficiency, and scalability of future storage products, with potential opportunities to explore computational storage, storage for AI workloads, next generation SSD architectures as our technology and product roadmap evolve.
Responsibilities
- Own digital ASIC blocks from requirements and microarchitecture definition through RTL implementation, verification support, and silicon delivery.
- Develop clear microarchitecture specifications documenting interfaces, data flows, design tradeoffs, and implementation details.
- Write synthesizable Verilog or SystemVerilog RTL that meets functional, performance, power, and area requirements.
- Run and resolve findings from RTL lint, clock domain crossing (CDC), and synthesis tools to improve design quality.
- Collaborate with design verification engineers to develop verification plans, debug simulations using tools such as Synopsys VCS, and resolve functional issues.
- Work with physical design and timing teams on timing constraints, critical-path optimization, and timing closure.
- Lead design reviews, provide technical guidance to other engineers, and coordinate with cross-functional teams to meet project milestones.
Minimum Qualifications
- Master's degree in Electrical Engineering, Computer Engineering, or a closely related field.
- Demonstrated experience independently owning complex digital ASIC blocks, with technical depth and judgment appropriate for a Staff Engineer.
- Strong proficiency in synthesizable Verilog or SystemVerilog and synchronous digital design fundamentals.
- Working knowledge of ASIC development flows, including simulation using VCS or an equivalent tool, lint, CDC analysis, logic synthesis, and static timing analysis and timing closure.
- Ability to write clear microarchitecture specifications, debug complex design issues, and communicate effectively across design, verification, and physical design teams.
Preferred Qualifications
- Experience designing PCIe or NVMe controller logic.
- Experience with SSD controller architectures, NAND interfaces, or flash storage systems.
- Familiarity with AXI protocols, on-chip interconnects, and high-throughput data movement.
- Experience with CPU subsystems or UCIe interfaces.
- Experience delivering ASIC designs through tapeout and supporting silicon bring-up, validation, or production debug.
REGARDING COMPENSATION:
SK hynix memory solutions America Inc. offers you the opportunity to apply your skills to exciting projects while working with innovative teams. Our compensation package is complemented by a generous benefits package including medical, dental, vision, life insurance and a company 401(k) match, as well as cafeteria, onsite gym and much more. If you are motivated by technical challenges, we offer a collaborative work environment that encourages career growth.
The salary offered to a selected candidate will be tailored based on several factors, including the location, job grade, relevant knowledge, skills, and experience. We also take into account the internal equity among our current team members to ensure fairness and competitiveness.
Benefits:
- Top Tier health insurance
- Paid day offs: Paid Time Off, Company Holidays, Parental Leave, Happy Fridays
- 401k Matching
- Flexible Spending Account (FSA) for Health Care & Dependent Care
- Corporate discount programs
- Free Breakfast/Lunch/Dinner provided to employees
See all 125+ H-1B Visa ASIC Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new H-1B Visa ASIC Engineer Jobs.
Get Access To All JobsTips for Finding H-1B Visa Sponsorship as an ASIC Engineer
Align your degree to SOC 17-2061
USCIS evaluates specialty occupation fit against your specific degree field, not just your job title. Pull the O*NET profile for Electrical and Electronics Engineers to confirm your degree aligns with the listed education requirements before your employer drafts the I-129.
Verify prevailing wage before accepting an offer
Your employer must certify a wage at or above the DOL prevailing wage for your SOC code and work location. Run the OFLC Wage Search using your actual worksite zip code, not headquarters, since each certified LCA is location-specific.
Target fabless and EDA-heavy employers directly
Chip design teams at fabless semiconductor companies and EDA tool vendors file LCAs consistently for ASIC roles. Search Migrate Mate by role and city to surface employers with verified H-1B filing history in ASIC and hardware design.
Document your tape-out and RTL experience explicitly
USCIS RFEs on ASIC petitions frequently challenge whether duties require a specifically related degree. Your resume and employer support letter should map each duty, RTL design, timing closure, or physical verification, to degree-level coursework by name.
Account for multi-site LCA requirements in your offer
If your role involves on-site work at a customer fab or design center in a different city from your employer's office, each worksite needs its own certified LCA. Confirm with your employer's immigration counsel before signing an offer that lists multiple locations.
Use your OPT STEM extension strategically before the cap
If you're on STEM OPT, your employer can submit an H-1B registration while you remain authorized to work. Because selection rules have changed recently, check USCIS for the current registration window so your employer doesn't miss the filing period.
H-1B Visa ASIC Engineer: Frequently Asked Questions
Does an ASIC Engineer role qualify as an H-1B specialty occupation?
Yes. ASIC engineering roles typically qualify as specialty occupations because the work, covering RTL design, synthesis, timing analysis, and verification, requires at least a bachelor's degree in electrical engineering, computer engineering, or a closely related field. Employers document this requirement in the I-129 petition and LCA filing submitted to USCIS and DOL respectively.
Which employers sponsor H-1B visas for ASIC Engineers?
Fabless semiconductor companies, EDA software vendors, integrated device manufacturers, and large technology firms with dedicated silicon teams are consistent H-1B sponsors for ASIC roles. You can browse employers with verified H-1B filing history for hardware and chip design positions on Migrate Mate, filtered by city and role type.
How long does H-1B status last for an ASIC Engineer?
USCIS grants initial H-1B status for up to three years, with one extension available for a total of six years. Engineers pursuing permanent residence through PERM labor certification may qualify for additional extensions beyond six years if their green card process has been pending for a qualifying period.
What happens to my H-1B status if I transfer to a different design site?
Each worksite where you perform H-1B duties requires its own certified Labor Condition Application. If your employer moves you to a client fab, a partner office, or a new city, they must file and certify a new LCA for that location before you begin work there. Your employer's immigration counsel handles this, but you should confirm the LCA is in place before relocating.
Can my H-1B employer change my ASIC role after the petition is approved?
Material changes to your job duties, title, or worksite after USCIS approves your H-1B petition typically require an amended I-129 filing. If your role shifts from RTL design to systems architecture, for example, your employer should file an amendment to keep the petition consistent with your actual duties and avoid compliance issues during audits.