H-1B Visa Design Verification Jobs
Design Verification engineers validate that hardware performs to specification before production, making the role a strong fit for H-1B visa sponsorship as a specialty occupation requiring at least a bachelor's degree in electrical engineering or a related field. Semiconductor, aerospace, and consumer electronics employers sponsor regularly, and the 85,000-slot annual cap means timing your search to the April registration window matters.
See All H-1B Visa Design Verification JobsOverview
Showing 5 of 150+ Design Verification jobs
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
See all 150+ Design Verification Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Design Verification roles.
Get Access To All JobsINTRODUCTION
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.
ROLE AND RESPONSIBILITIES
Hewlett Packard Enterprise is seeking a VLSI Design Verification Manager to lead design verification for Slingshot™ networking ASICs, the high‑performance interconnect used in HPE’s flagship HPC and AI supercomputers. HPE Slingshot is a modern, Ethernet‑based interconnect purpose‑built for large‑scale HPC and AI clusters, delivering industry‑leading bandwidth, low latency, adaptive routing and scalability for demanding workloads. In this role, you will lead a team of design verification engineers responsible for ensuring functional correctness and quality of complex networking ASICs used in NIC and switch products. You will own verification methodology, execution quality, and sign‑off readiness, while growing and mentoring engineers across a range of experience levels. This role manages a team of approximately 8-15 engineers (TCP01–TCP05) and sits at the intersection of deep technical leadership, people development, and program execution.
- Provide leadership and direction for a team responsible for all phases of pre‑silicon design verification, including verification planning, testbench development, coverage closure, regression management, and sign‑off reviews.
- Define, own, and evolve design verification methodology, ensuring consistent, high‑quality verification practices across block, subsystem, and full‑chip scopes.
- Ensure development of robust SystemVerilog/UVM‑based environments, including stimulus, scoreboards, checkers, assertions, and functional coverage.
- Drive regression health, failure triage, root‑cause isolation, and closure of design issues in close collaboration with logic design and architecture teams.
- Manage project deliverables, schedules, and staffing to meet program milestones and quality goals.
- Recruit, mentor, and develop engineers; set performance expectations and support career growth across junior through senior levels.
- Identify and drive opportunities for process improvement, reuse, automation, and efficiency in verification workflows.
- Communicate verification status, risks, and readiness clearly to management and cross‑functional partners.
BASIC QUALIFICATIONS
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
- Typically 10+ years of experience in VLSI design verification, with strong hands‑on background in pre‑silicon DV.
REQUIRED KNOWLEDGE AND SKILLS
- Strong understanding of SystemVerilog and UVM‑based verification methodologies.
- Demonstrated technical leadership in design verification. (e.g., DV technical lead, block or project verification owner)
- Ability to lead engineers through influence, technical credibility, mentorship, and clear communication.
- Experience with verification planning, coverage‑driven verification, regression management, and sign‑off readiness.
- Proficiency with DV workflows using industry EDA simulation tools.
- Strong analytical and problem‑solving skills.
- Excellent written and verbal communication skills.
- Ability to operate effectively in a multi‑site, cross‑functional engineering environment.
PREFERRED KNOWLEDGE AND SKILLS
- Previous people‑management experience, including hiring, coaching, and performance management.
- Direct experience with Synopsys VCS large‑scale regression execution, triage workflows, and performance/throughput optimization.
- Familiarity with GitHub Enterprise Cloud development workflows and AI tools is a plus.
- Familiarity with high‑performance networking, Ethernet, SERDES, PCIe, or HPC/AI systems is a plus.
- Experience improving verification efficiency through automation, reuse, or methodology refinement.
WHAT WE CAN OFFER YOU:
Health & Wellbeing
We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
Personal & Professional Development
We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.
Unconditional Inclusion
We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
LOCATION
- United States of America: Annual Salary USD 142,000 - 270,000 in Colorado // 135,000 - 310,500 in Minnesota & Wisconsin
The listed salary range reflects base salary. Variable incentives may also be offered.
Job:
Engineering
Job Level:
Manager_1
The estimated job application period closure is May 15 2026; this timeline is provided for transparency and internal planning purposes.
HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.
Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.
HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.
No Fees Notice & Recruitment Fraud Disclaimer
It has come to HPE’s attention that there has been an increase in recruitment fraud whereby scammers impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.
Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.
INTRODUCTION
Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today’s complex world. Our culture thrives on finding new and better ways to accelerate what’s next. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.
ROLE AND RESPONSIBILITIES
Hewlett Packard Enterprise is seeking a VLSI Design Verification Manager to lead design verification for Slingshot™ networking ASICs, the high‑performance interconnect used in HPE’s flagship HPC and AI supercomputers. HPE Slingshot is a modern, Ethernet‑based interconnect purpose‑built for large‑scale HPC and AI clusters, delivering industry‑leading bandwidth, low latency, adaptive routing and scalability for demanding workloads. In this role, you will lead a team of design verification engineers responsible for ensuring functional correctness and quality of complex networking ASICs used in NIC and switch products. You will own verification methodology, execution quality, and sign‑off readiness, while growing and mentoring engineers across a range of experience levels. This role manages a team of approximately 8-15 engineers (TCP01–TCP05) and sits at the intersection of deep technical leadership, people development, and program execution.
- Provide leadership and direction for a team responsible for all phases of pre‑silicon design verification, including verification planning, testbench development, coverage closure, regression management, and sign‑off reviews.
- Define, own, and evolve design verification methodology, ensuring consistent, high‑quality verification practices across block, subsystem, and full‑chip scopes.
- Ensure development of robust SystemVerilog/UVM‑based environments, including stimulus, scoreboards, checkers, assertions, and functional coverage.
- Drive regression health, failure triage, root‑cause isolation, and closure of design issues in close collaboration with logic design and architecture teams.
- Manage project deliverables, schedules, and staffing to meet program milestones and quality goals.
- Recruit, mentor, and develop engineers; set performance expectations and support career growth across junior through senior levels.
- Identify and drive opportunities for process improvement, reuse, automation, and efficiency in verification workflows.
- Communicate verification status, risks, and readiness clearly to management and cross‑functional partners.
BASIC QUALIFICATIONS
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
- Typically 10+ years of experience in VLSI design verification, with strong hands‑on background in pre‑silicon DV.
REQUIRED KNOWLEDGE AND SKILLS
- Strong understanding of SystemVerilog and UVM‑based verification methodologies.
- Demonstrated technical leadership in design verification. (e.g., DV technical lead, block or project verification owner)
- Ability to lead engineers through influence, technical credibility, mentorship, and clear communication.
- Experience with verification planning, coverage‑driven verification, regression management, and sign‑off readiness.
- Proficiency with DV workflows using industry EDA simulation tools.
- Strong analytical and problem‑solving skills.
- Excellent written and verbal communication skills.
- Ability to operate effectively in a multi‑site, cross‑functional engineering environment.
PREFERRED KNOWLEDGE AND SKILLS
- Previous people‑management experience, including hiring, coaching, and performance management.
- Direct experience with Synopsys VCS large‑scale regression execution, triage workflows, and performance/throughput optimization.
- Familiarity with GitHub Enterprise Cloud development workflows and AI tools is a plus.
- Familiarity with high‑performance networking, Ethernet, SERDES, PCIe, or HPC/AI systems is a plus.
- Experience improving verification efficiency through automation, reuse, or methodology refinement.
WHAT WE CAN OFFER YOU:
Health & Wellbeing
We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.
Personal & Professional Development
We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division.
Unconditional Inclusion
We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.
LOCATION
- United States of America: Annual Salary USD 142,000 - 270,000 in Colorado // 135,000 - 310,500 in Minnesota & Wisconsin
The listed salary range reflects base salary. Variable incentives may also be offered.
Job:
Engineering
Job Level:
Manager_1
The estimated job application period closure is May 15 2026; this timeline is provided for transparency and internal planning purposes.
HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.
Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.
HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.
No Fees Notice & Recruitment Fraud Disclaimer
It has come to HPE’s attention that there has been an increase in recruitment fraud whereby scammers impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.
Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendors will never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process. The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.
See all 150+ H-1B Visa Design Verification Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new H-1B Visa Design Verification Jobs.
Get Access To All JobsTips for Finding H-1B Visa Sponsorship in Design Verification
Map your degree to specialty occupation
USCIS requires a direct relationship between your degree field and the Design Verification role. Document how your coursework in digital logic, VLSI, or embedded systems maps to your job duties before your employer files the I-129.
Target employers with active LCA filings
Use Migrate Mate to filter Design Verification roles by employers who have filed Labor Condition Applications for this occupation code, so you're targeting companies already set up to sponsor rather than educating new ones.
Check prevailing wage before negotiating your offer
Your employer must pay at least the DOL prevailing wage for your specific location and job level. Run your title and metro area through the OFLC Wage Search before accepting an offer to confirm the salary structure supports a compliant LCA filing.
Register in March, not after a verbal offer
H-1B registration opens in March and the lottery selection happens before April 1. If you receive an offer in May, you've missed that fiscal year's cap. Build your job search timeline so you have a signed offer ready before registration closes.
Confirm your role's SOC code with your employer
Design Verification roles get filed under different SOC codes depending on whether the work is classified as hardware engineering, electrical engineering, or quality assurance. The wrong code can trigger an RFE. Ask your employer's immigration counsel which SOC code they plan to use before the LCA is filed.
Use O*NET to strengthen your specialty occupation case
If your job duties are broad or your title is non-standard, pull the O*NET profile for your occupation code and match your responsibilities to the listed tasks. This documentation supports your employer's specialty occupation argument if USCIS issues an RFE.
H-1B Visa Design Verification: Frequently Asked Questions
Does Design Verification qualify as a specialty occupation for H-1B purposes?
Yes, Design Verification qualifies as a specialty occupation when the role requires at least a bachelor's degree in electrical engineering, computer engineering, or a closely related field. The key is demonstrating that the degree requirement is tied to the specific job duties, not just listed as a preference. Roles involving formal verification, hardware functional testing, or FPGA validation consistently meet this standard.
Which industries sponsor H-1B visas most often for Design Verification roles?
Semiconductor companies, defense contractors, consumer electronics manufacturers, and automotive chip suppliers are the most consistent H-1B sponsors for Design Verification engineers. These employers run structured engineering hiring pipelines and are accustomed to filing LCAs for this occupation. You can browse verified sponsoring employers on Migrate Mate, filtered specifically by this role.
Can my employer file for H-1B sponsorship while I'm on OPT doing Design Verification work?
Yes, and the timing is critical. If you're on standard OPT and your employer files before the April 1 cap-subject deadline, USCIS's cap-gap rule extends your work authorization through September 30 if you're selected in the lottery. STEM OPT holders have more runway, but you should confirm your OPT end date and coordinate with your employer's immigration team before March registration opens.
What should I expect from the LCA filing step for a Design Verification position?
Your employer files the LCA with DOL before submitting the I-129 petition to USCIS. The LCA certifies that your offered wage meets or exceeds the prevailing wage for the role in your work location and that your employment won't adversely affect similarly employed U.S. workers. DOL typically certifies LCAs within seven business days. You're entitled to see a copy of the certified LCA upon request.
How does a Request for Evidence affect a Design Verification H-1B petition?
RFEs for Design Verification petitions typically challenge specialty occupation status, often arguing that the role doesn't require a specific degree field or that the duties are too general. Your employer's response needs to connect your exact job tasks to the degree requirement using the O*NET profile, internal job documentation, and any prior approvals for the same role. Response deadlines are strict, usually 87 days, and missing them results in denial.