H-1B Visa Senior Asic Design Engineer Jobs
Senior ASIC Design Engineers are among the most consistently sponsored roles in the H-1B category, with chip design expertise sitting firmly within USCIS specialty occupation criteria. Semiconductor companies filing LCAs under SOC codes for electrical and electronics engineers regularly clear H-1B cap-subject filings for this role.
See All Senior Asic Design Engineer JobsOverview
Showing 5 of 15+ Senior Asic Design Engineer jobs
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
See all Senior Asic Design Engineer jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Senior Asic Design Engineer roles.
Get Access To All JobsINTRODUCTION
Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You will focus on improving methodologies and delivering system-level IP to measure performance across multiple projects!
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world!
ROLE AND RESPONSIBILITIES
What you'll be doing:
- Be an integral part of the team defining, developing, and delivering system-level methodologies and RTL to measure performance on the industry's leading GPUs and SOCs
- Define, develop, and automate flows and methodologies to efficiently build, deliver, and support a system-level IP
- Deliver IP and support projects by applying the performance monitoring system
- Run and debug RTL checks to ensure design quality (e.g., cross clock domains (CDC), clocks, reset, latency, and more)
- Design and implement RTL features (microarchitecture and RTL)
- Work with architects, designers, and software engineers to accomplish your tasks
BASIC QUALIFICATIONS
What we need to see:
- BS or equivalent experience in Electrical Engineering, Computer Engineer, or related degree required, advanced degrees (MS, PhD) a plus
- 3+ years of relevant industry experience and strong coding skills in Perl/Python or other industry-standard scripting languages
- Experience in RTL design (Verilog), verification (SystemVerilog), System-On-Chip design/implementation flow, and design automation
- Good understanding of SOC architecture, including CDC, multiple-power domains, performance analysis, latency, and data flow
- Excellent debugging and analytical skills
- Exposure to design and verification tools (dc_shell or equivalent synthesis tools, VCS or equivalent simulation tools, debug tools like Debussy, GDB)
- Great communication and collaboration skills to interact within the team and with cross-functional teams
PREFERRED QUALIFICATIONS
Ways to stand out from the crowd:
- Hands on experience in object-oriented programming
- Prior design on system level IP (Clocks/DFT/Resets)
- Experience developing methodologies used by others
- Hands-on silicon debug is a plus
- Exposure to physical design
With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant people in the world working for us and, due to unprecedented growth, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you.
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until March 27, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
INTRODUCTION
Join the NVIDIA System-On-Chip (SOC) group as an ASIC Design Engineer and make a broad impact. You will focus on improving methodologies and delivering system-level IP to measure performance across multiple projects!
NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world!
ROLE AND RESPONSIBILITIES
What you'll be doing:
- Be an integral part of the team defining, developing, and delivering system-level methodologies and RTL to measure performance on the industry's leading GPUs and SOCs
- Define, develop, and automate flows and methodologies to efficiently build, deliver, and support a system-level IP
- Deliver IP and support projects by applying the performance monitoring system
- Run and debug RTL checks to ensure design quality (e.g., cross clock domains (CDC), clocks, reset, latency, and more)
- Design and implement RTL features (microarchitecture and RTL)
- Work with architects, designers, and software engineers to accomplish your tasks
BASIC QUALIFICATIONS
What we need to see:
- BS or equivalent experience in Electrical Engineering, Computer Engineer, or related degree required, advanced degrees (MS, PhD) a plus
- 3+ years of relevant industry experience and strong coding skills in Perl/Python or other industry-standard scripting languages
- Experience in RTL design (Verilog), verification (SystemVerilog), System-On-Chip design/implementation flow, and design automation
- Good understanding of SOC architecture, including CDC, multiple-power domains, performance analysis, latency, and data flow
- Excellent debugging and analytical skills
- Exposure to design and verification tools (dc_shell or equivalent synthesis tools, VCS or equivalent simulation tools, debug tools like Debussy, GDB)
- Great communication and collaboration skills to interact within the team and with cross-functional teams
PREFERRED QUALIFICATIONS
Ways to stand out from the crowd:
- Hands on experience in object-oriented programming
- Prior design on system level IP (Clocks/DFT/Resets)
- Experience developing methodologies used by others
- Hands-on silicon debug is a plus
- Exposure to physical design
With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant people in the world working for us and, due to unprecedented growth, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you.
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until March 27, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
See all Senior Asic Design Engineer jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Senior Asic Design Engineer roles.
Get Access To All JobsTips for Finding H-1B Visa Sponsorship as a Senior Asic Design Engineer
Align your portfolio with LCA job codes
ASIC roles are filed under specific SOC codes in the LCA. Pull your target employers' recent LCA filings through the OFLC Wage Search to confirm they're using the occupation code that matches your RTL, synthesis, or physical design specialization.
Verify your specialty occupation documentation early
USCIS scrutinizes whether ASIC design roles require a directly related degree. Gather transcripts showing coursework in digital logic, VLSI, or microelectronics, and document any gap between your degree title and the specific design discipline your role covers.
Target fabless and IDM semiconductor employers specifically
Chip design roles requiring H-1B sponsorship are concentrated in fabless semiconductor firms and integrated device manufacturers. Search Migrate Mate to filter employers with active H-1B LCA filing history for ASIC and chip design positions.
Clarify the prevailing wage tier before negotiating
DOL assigns ASIC design roles to wage levels based on experience and supervisory responsibility. The LCA locks in a wage floor your employer must meet, so understand which tier your role maps to using the OFLC Wage Search before your offer conversation.
Request concurrent premium processing during offer stage
USCIS premium processing cuts adjudication to 15 business days. For senior-level ASIC roles with project start dates tied to tapeout schedules, ask your employer explicitly to elect premium processing when filing the I-129 petition.
Document proprietary tool experience for RFE defense
If USCIS issues an RFE questioning specialty occupation, your employer's response is stronger when your offer letter and support letter reference specific EDA tools, design flows, or process nodes. Flag these details to your employer's attorney before the petition is drafted.
Senior Asic Design Engineer jobs are hiring across the US. Find yours.
Find Senior Asic Design Engineer JobsSenior Asic Design Engineer H-1B Visa: Frequently Asked Questions
Does a Senior ASIC Design Engineer role qualify as a specialty occupation for H-1B purposes?
Yes. USCIS consistently classifies ASIC design roles as specialty occupations because the work requires at minimum a bachelor's degree in electrical engineering, computer engineering, or a directly related field. Employers strengthen the petition by documenting that the role involves RTL coding, synthesis, timing closure, or physical design work that cannot be performed without that specific degree background.
Which employers sponsor H-1B visas for ASIC design roles?
Fabless semiconductor companies, integrated device manufacturers, and large technology firms with in-house silicon teams are the primary H-1B sponsors for ASIC design positions. You can search Migrate Mate to see employers with verified LCA filing history for chip design roles, which shows real sponsorship activity rather than company self-reported claims.
How does the H-1B cap lottery affect ASIC design job timelines?
Cap-subject H-1B registrations open in March each year, with selections announced shortly after. If selected, the earliest employment start date is October 1. For ASIC roles tied to tapeout milestones, this timeline matters: start your employer conversations by late fall or early winter to give enough lead time for the March registration window and any necessary OPT cap-gap coverage.
What prevailing wage level typically applies to senior-level ASIC positions?
DOL assigns prevailing wage levels based on the complexity of duties, supervision exercised, and experience required. Senior ASIC roles with independent project ownership or team lead responsibilities typically fall at Level III or Level IV under the relevant SOC code. Your employer must certify the LCA at a wage that meets or exceeds the DOL-determined threshold for your specific job location.
Can an ASIC design engineer on OPT bridge to H-1B without a gap in work authorization?
Yes, through the cap-gap rule. If your OPT expires before October 1 and your H-1B petition is filed before your OPT end date, your work authorization automatically extends through September 30 of that year. STEM OPT holders have a longer OPT runway, which reduces cap-gap risk. Confirm your I-20 end date and EAD expiration with your DSO as soon as you receive an H-1B selection notice.
See which Senior Asic Design Engineer employers are hiring and sponsoring visas right now.
Search Senior Asic Design Engineer Jobs