OPT Design Verification Jobs
Design Verification engineers validate that hardware behaves as specified before tape-out, making this one of the most in-demand roles in semiconductor and chip design. Most positions require a bachelor's or master's in electrical engineering or computer engineering, which aligns well with STEM OPT's 36-month authorization window.
See All OPT Design Verification JobsOverview
Showing 5 of 44+ Design Verification jobs
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
See all 44+ Design Verification Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Design Verification roles.
Get Access To All JobsJob Title: Design Verification Engineer (Data Fabric Verification Engineer)
City: Austin
State/Province: Texas
Posting Start Date: 5/6/26
Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With over 230,000 employees and business partners across 65 countries, we deliver on the promise of helping our customers, colleagues, and communities thrive in an ever-changing world.
Job Description:
Data Fabric verification engineer: 5 to 20 years of experience
PREFERRED EXPERIENCE:
- Architected and developed complex verification environments in SystemVerilog, including scripting using Perl, Ruby, Make, or the likes.
- Exposure to RTL design, software development, formal verification, or other related domains.
- Good understanding of computer organization/architecture.
- Experience or familiarity with formal tools and/or functional verification tools by VCS, Cadence, Mentor Graphics.
KEY RESPONSIBILITIES:
- Write tests, sequences, and testbench components in SystemVerilog and UVM along with formal to achieve verification of the design.
- Coordinate with RTL engineers to implement logic design for better clock gating and verify the various aspects of the design.
- Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture.
- Collaborate with architects, hardware engineers and multiple IP development groups.
- Drive formal verification for the block and write formal properties and assertions to verify the design.
- Responsible for verification quality metrics like pass rates, code coverage and functional coverage.
ACADEMIC CREDENTIALS:
Bachelors or Masters degree in computer engineering/Electrical Engineering preferred.
Mandatory Skills: VLSI HVL Verification.
Experience: 3-5 Years.
The expected compensation for this role ranges from $45,000 to $121,000.
Final compensation will depend on various factors, including your geographical location, minimum wage obligations, skills, and relevant experience. Based on the position, the role is also eligible for Wipro's standard benefits including a full range of medical and dental benefits options, disability insurance, paid time off (inclusive of sick leave), other paid and unpaid leave options.
Applicants are advised that employment in some roles may be conditioned on successful completion of a post-offer drug screening, subject to applicable state law.
Wipro provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws. Applications from veterans and people with disabilities are explicitly welcome.
Reinvent your world. We are building a modern Wipro. We are an end-to-end digital transformation partner with the boldest ambitions. To realize them, we need people inspired by reinvention. Of yourself, your career, and your skills. We want to see the constant evolution of our business and our industry. It has always been in our DNA - as the world around us changes, so do we. Join a business powered by purpose and a place that empowers you to design your own reinvention.
Job Title: Design Verification Engineer (Data Fabric Verification Engineer)
City: Austin
State/Province: Texas
Posting Start Date: 5/6/26
Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With over 230,000 employees and business partners across 65 countries, we deliver on the promise of helping our customers, colleagues, and communities thrive in an ever-changing world.
Job Description:
Data Fabric verification engineer: 5 to 20 years of experience
PREFERRED EXPERIENCE:
- Architected and developed complex verification environments in SystemVerilog, including scripting using Perl, Ruby, Make, or the likes.
- Exposure to RTL design, software development, formal verification, or other related domains.
- Good understanding of computer organization/architecture.
- Experience or familiarity with formal tools and/or functional verification tools by VCS, Cadence, Mentor Graphics.
KEY RESPONSIBILITIES:
- Write tests, sequences, and testbench components in SystemVerilog and UVM along with formal to achieve verification of the design.
- Coordinate with RTL engineers to implement logic design for better clock gating and verify the various aspects of the design.
- Interact with architects, RTL designers, performance engineers, and post-silicon validation engineers to develop deep expertise in the Infinity Fabric architecture.
- Collaborate with architects, hardware engineers and multiple IP development groups.
- Drive formal verification for the block and write formal properties and assertions to verify the design.
- Responsible for verification quality metrics like pass rates, code coverage and functional coverage.
ACADEMIC CREDENTIALS:
Bachelors or Masters degree in computer engineering/Electrical Engineering preferred.
Mandatory Skills: VLSI HVL Verification.
Experience: 3-5 Years.
The expected compensation for this role ranges from $45,000 to $121,000.
Final compensation will depend on various factors, including your geographical location, minimum wage obligations, skills, and relevant experience. Based on the position, the role is also eligible for Wipro's standard benefits including a full range of medical and dental benefits options, disability insurance, paid time off (inclusive of sick leave), other paid and unpaid leave options.
Applicants are advised that employment in some roles may be conditioned on successful completion of a post-offer drug screening, subject to applicable state law.
Wipro provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws. Applications from veterans and people with disabilities are explicitly welcome.
Reinvent your world. We are building a modern Wipro. We are an end-to-end digital transformation partner with the boldest ambitions. To realize them, we need people inspired by reinvention. Of yourself, your career, and your skills. We want to see the constant evolution of our business and our industry. It has always been in our DNA - as the world around us changes, so do we. Join a business powered by purpose and a place that empowers you to design your own reinvention.
See all 44+ OPT Design Verification Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new OPT Design Verification Jobs.
Get Access To All JobsTips for Finding OPT Sponsorship in Design Verification
Target semiconductor-heavy hiring cycles
Semiconductor companies like Intel, Qualcomm, and AMD concentrate hiring in Q1 and Q3. Applying in these windows gives you the best chance of securing an offer before your OPT start date, leaving time for onboarding paperwork.
Confirm your role qualifies as STEM OPT
Design Verification falls under CIP code 14.1001 (Electrical and Electronics Engineering) for most EE and CE graduates. Confirm your degree CIP code with your DSO before accepting an offer to ensure your 24-month STEM extension is valid.
Lead with your verification methodology in applications
Employers screening OPT applicants move faster when they see UVM, SystemVerilog, or formal verification listed prominently. A methodology-first resume signals you can contribute from day one, which reduces perceived sponsorship risk for hiring managers.
Engage with employers before your OPT expires
H-1B visa cap season runs April through June for October starts. If your OPT expires in late 2026, you need an offer by early 2026 to fit within the H-1B timeline. Track your expiration date and set job search milestones accordingly.
Prioritize fabless and OSAT companies for H-1B sponsorship
Fabless semiconductor firms and outsourced assembly and test companies sponsor H-1B visas at high rates due to persistent engineering shortages. These employers are accustomed to the process and less likely to withdraw offers due to sponsorship concerns.
Document your verification contributions with metrics
Hiring managers at visa-sponsoring companies want evidence of impact. Quantify your work: coverage closure percentages, bugs caught pre-silicon, or simulation runtimes reduced. Concrete numbers make your case stronger during both hiring and any future H-1B petition.
Design Verification OPT: Frequently Asked Questions
Do Design Verification roles qualify for the 24-month STEM OPT extension?
Yes, in most cases. Design Verification is rooted in electrical engineering or computer engineering, both of which appear on the STEM Designated Degree Program List. If your degree falls under a qualifying CIP code, your employer must sign a formal training plan (Form I-983) to activate the extension. Confirm your specific CIP code with your DSO before relying on STEM eligibility.
How do I find Design Verification employers who sponsor OPT and H-1B visas?
Migrate Mate filters job listings specifically for roles open to OPT and visa sponsorship, so you're not sorting through positions that exclude international candidates. Semiconductor companies filing Labor Condition Applications with the Department of Labor are publicly searchable and represent your strongest pool. Focus on companies with established hardware teams, as they have recurring verification headcount and sponsorship infrastructure already in place.
Can I work as a Design Verification contractor on OPT?
Yes, but there are constraints. OPT allows contract and consulting work as long as the role is directly related to your degree and you work at least 20 hours per week. For STEM OPT, your employer must be E-Verify enrolled and sign Form I-983, which some staffing firms and smaller contractors won't do. Verify E-Verify enrollment before accepting any contract offer.
What happens to my OPT status if my Design Verification role ends mid-authorization?
You enter a 60-day grace period the day your employment ends. During that window, you can search for a new qualifying role, transfer to a different visa status, or prepare to depart the U.S. You cannot work during the grace period. Unemployment also counts against your OPT authorization: post-completion OPT allows a maximum of 90 days of unemployment, and STEM OPT allows an additional 60 days.
Does working at a startup affect my STEM OPT eligibility as a Design Verification engineer?
It can. The employer must be enrolled in E-Verify, which many early-stage startups have not completed. If the startup is not E-Verify enrolled, it cannot legally employ you on STEM OPT, regardless of the role's technical nature. Ask the hiring manager directly before interviewing, and check E-Verify enrollment status on the DHS website. Established fabless startups with institutional backing are more likely to have compliance infrastructure in place.