H-1B Visa Circuit Design Engineer Jobs
Circuit Design Engineer roles qualify as H-1B specialty occupations under USCIS guidelines, requiring at least a bachelor's degree in electrical engineering or a related field. Semiconductor, defense, and consumer electronics companies file H-1B petitions for these roles regularly, with the standard cap and October 1 start date applying to most positions.
See All Circuit Design Engineer JobsOverview
Showing 5 of 26+ Circuit Design Engineer jobs
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
See all Circuit Design Engineer jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Circuit Design Engineer roles.
Get Access To All JobsJOB DETAILS:
JOB DESCRIPTION:
We are seeking a highly experienced and motivated Principal Analog Design Engineer to lead the design and validation of cutting-edge analog circuits for high-speed (112G and 224G) SerDes applications. In this role, you will be a key technical driver in the definition, execution, and validation of complex analog and mixed-signal designs.
This role involves providing technical direction and mentorship to layout and less experienced analog design engineers, fostering a collaborative and knowledge-sharing culture. You will engage closely with cross-functional teams, including systems, digital design, and test engineering, to ensure robust design implementation and validation. Strong problem-solving skills, analytical thinking, and a commitment to execution excellence are essential. As a principal-level engineer, you will be expected to demonstrate a proven track record of delivering high-quality results in advanced FinFET CMOS technology within high-speed SerDes design environments. Excellent documentation and presentation skills are also required to clearly communicate complex design concepts and results.
The ideal candidate is self-driven, detail-oriented, and thrives in a fast-paced environment. You will actively participate in technical discussions across multiple disciplines, including analog/mixed-signal design, post-silicon validation, and system-level collaboration.
Desired traits:
- Excellent communication, documentation, and presentation skills.
- Strong problem-solving attitude and ability to deliver under tight schedules in a collaborative environment.
- Demonstrated leadership in cross-functional technical discussions and decision-making.
- Team player with a collaborative mindset, willingness to share knowledge, and a hands-on approach to problem-solving.
QUALIFICATIONS:
MINIMUM QUALIFICATIONS
Master's degree in Electrical Engineering, Electronics Engineering, or related field.
- 8+ years of experience in analog/mixed-signal circuit design for high-speed SerDes applications.
- Proven expertise in one or more of the following areas: PLL, CDR, CTLE, DFE, ADC, or Transmitter (TX) design.
- Strong understanding of high-speed communication standards such as PCIe (Gen5/Gen6) and Ethernet (100G/400G/800G).
- Solid foundational knowledge of analog design principles-noise, jitter, matching, stability, and linearity.
- Hands-on experience with advanced FinFET CMOS process technologies (7nm or below).
- Proficiency in analog design and simulation tools such as Cadence Virtuoso/ADE, HSPICE, or equivalent.
- Experience in silicon bring-up, post-silicon validation, and lab debug of analog circuits.
PREFERRED QUALIFICATIONS
Ph.D. in Electrical Engineering, Electronics Engineering, or related field.
- 10+ years of experience in analog design for high-speed SerDes (56G/112G/224G) applications.
- Deep expertise in transmitter and receiver architecture, CDR loops, equalization techniques, and advanced ADC architectures.
- Familiarity with next-generation standards such as PCIe 6.0+, 800G/1.6T Ethernet, JESD, and other SerDes protocols.
- Hands-on experience in behavioral modeling (Verilog-A), MATLAB-based analysis, and automation scripting (Python/Tcl/Perl).
- Strong understanding of signal integrity, channel modeling, and system-level link performance.
- Proven ability to mentor junior engineers, guide layout implementation, and drive design reviews.
JOB TYPE:
Experienced Hire
SHIFT:
Shift 1 (United States of America)
PRIMARY LOCATION:
US, California, Santa Clara
ADDITIONAL LOCATIONS:
US, Arizona, Phoenix
US, Oregon, Hillsboro
BUSINESS GROUP:
The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.
POSTING STATEMENT:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
POSITION OF TRUST
This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.
BENEFITS
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
Annual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
WORK MODEL FOR THIS ROLE
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
JOB DETAILS:
JOB DESCRIPTION:
We are seeking a highly experienced and motivated Principal Analog Design Engineer to lead the design and validation of cutting-edge analog circuits for high-speed (112G and 224G) SerDes applications. In this role, you will be a key technical driver in the definition, execution, and validation of complex analog and mixed-signal designs.
This role involves providing technical direction and mentorship to layout and less experienced analog design engineers, fostering a collaborative and knowledge-sharing culture. You will engage closely with cross-functional teams, including systems, digital design, and test engineering, to ensure robust design implementation and validation. Strong problem-solving skills, analytical thinking, and a commitment to execution excellence are essential. As a principal-level engineer, you will be expected to demonstrate a proven track record of delivering high-quality results in advanced FinFET CMOS technology within high-speed SerDes design environments. Excellent documentation and presentation skills are also required to clearly communicate complex design concepts and results.
The ideal candidate is self-driven, detail-oriented, and thrives in a fast-paced environment. You will actively participate in technical discussions across multiple disciplines, including analog/mixed-signal design, post-silicon validation, and system-level collaboration.
Desired traits:
- Excellent communication, documentation, and presentation skills.
- Strong problem-solving attitude and ability to deliver under tight schedules in a collaborative environment.
- Demonstrated leadership in cross-functional technical discussions and decision-making.
- Team player with a collaborative mindset, willingness to share knowledge, and a hands-on approach to problem-solving.
QUALIFICATIONS:
MINIMUM QUALIFICATIONS
Master's degree in Electrical Engineering, Electronics Engineering, or related field.
- 8+ years of experience in analog/mixed-signal circuit design for high-speed SerDes applications.
- Proven expertise in one or more of the following areas: PLL, CDR, CTLE, DFE, ADC, or Transmitter (TX) design.
- Strong understanding of high-speed communication standards such as PCIe (Gen5/Gen6) and Ethernet (100G/400G/800G).
- Solid foundational knowledge of analog design principles-noise, jitter, matching, stability, and linearity.
- Hands-on experience with advanced FinFET CMOS process technologies (7nm or below).
- Proficiency in analog design and simulation tools such as Cadence Virtuoso/ADE, HSPICE, or equivalent.
- Experience in silicon bring-up, post-silicon validation, and lab debug of analog circuits.
PREFERRED QUALIFICATIONS
Ph.D. in Electrical Engineering, Electronics Engineering, or related field.
- 10+ years of experience in analog design for high-speed SerDes (56G/112G/224G) applications.
- Deep expertise in transmitter and receiver architecture, CDR loops, equalization techniques, and advanced ADC architectures.
- Familiarity with next-generation standards such as PCIe 6.0+, 800G/1.6T Ethernet, JESD, and other SerDes protocols.
- Hands-on experience in behavioral modeling (Verilog-A), MATLAB-based analysis, and automation scripting (Python/Tcl/Perl).
- Strong understanding of signal integrity, channel modeling, and system-level link performance.
- Proven ability to mentor junior engineers, guide layout implementation, and drive design reviews.
JOB TYPE:
Experienced Hire
SHIFT:
Shift 1 (United States of America)
PRIMARY LOCATION:
US, California, Santa Clara
ADDITIONAL LOCATIONS:
US, Arizona, Phoenix
US, Oregon, Hillsboro
BUSINESS GROUP:
The Central Engineering Group (CEG) is Intel's data-driven organization that builds scalable engineering solutions across three pillars: Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom silicon), and Foundry Enablement (supporting top customers and validating technologies). The team focuses on customer-driven, end-to-end solutions with short development cycles to deliver measurable business impact across Intel's product and foundry businesses.
POSTING STATEMENT:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
POSITION OF TRUST
This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.
BENEFITS
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
Annual Salary Range for jobs which could be performed in the US: $220,920.00-311,890.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
WORK MODEL FOR THIS ROLE
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
See all Circuit Design Engineer jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Circuit Design Engineer roles.
Get Access To All JobsTips for Finding H-1B Visa Sponsorship as a Circuit Design Engineer
Translate your portfolio into specialty occupation evidence
USCIS evaluates whether your role requires a specific technical degree, not just any bachelor's. Document circuit schematics, ASIC designs, or PCB layouts that demonstrate theoretical EE knowledge is essential, not incidental, to your day-to-day work.
Check LCA filings before applying to employers
Use the OFLC Wage Search to look up Labor Condition Applications by occupation code 17-2061 before you apply. Employers with recent LCA filings for circuit or electronics engineering roles have already cleared DOL's prevailing-wage certification step.
Target defense contractors who sponsor despite clearance gaps
Many defense electronics firms sponsor H-1B petitions for circuit design roles before clearance eligibility is resolved. Confirm the specific position doesn't require clearance at hire, since that restriction sits with the role, not the visa.
Use Migrate Mate to filter verified H-1B sponsoring employers
Search Circuit Design Engineer roles on Migrate Mate to see which employers have verified H-1B filing history for this occupation. This cuts out roles where sponsorship is listed as possible but the employer has no documented filing record.
Clarify cap-exempt status with university or nonprofit labs
If you're in the H-1B lottery and lose your slot, research positions at institutions affiliated with universities or nonprofit research organizations. These employers are cap-exempt, meaning your petition bypasses the annual 85,000-slot cap entirely.
Align your start date with the petition filing window
H-1B petitions can't be filed more than six months before your intended start date. If your offer letter specifies October 1, your employer files in April. Negotiate conditional offers with start-date flexibility built in to avoid gaps.
Circuit Design Engineer jobs are hiring across the US. Find yours.
Find Circuit Design Engineer JobsCircuit Design Engineer H-1B Visa: Frequently Asked Questions
Does a Circuit Design Engineer role qualify as an H-1B specialty occupation?
Yes. Circuit Design Engineer roles qualify under USCIS specialty occupation standards because the position normally requires a bachelor's degree or higher in electrical engineering, computer engineering, or a closely related field. Roles involving ASIC design, analog or digital circuit development, or RF engineering have a strong qualification record. Generalist roles where any technical degree is accepted may face additional scrutiny during adjudication.
Which industries sponsor H-1B visas for Circuit Design Engineers most frequently?
Semiconductor manufacturers, defense electronics contractors, consumer electronics companies, and automotive electronics suppliers account for the bulk of H-1B sponsorships for circuit design roles. Research and development divisions at large tech firms also file regularly. You can verify which specific employers have active LCA filings for this occupation using the OFLC Wage Search or by searching on Migrate Mate, which surfaces employers with documented H-1B filing history.
How does the prevailing wage requirement affect H-1B Circuit Design Engineer roles?
Before your employer files an H-1B petition, it must certify through an LCA that your offered wage meets or exceeds the DOL prevailing wage for your occupation code and work location. For circuit design roles, the applicable SOC code is typically 17-2061. Wage levels vary significantly by metro area, so a role in San Jose carries a higher prevailing wage floor than the same title in a smaller market. You can look up current thresholds using the OFLC Wage Search.
Can I work for multiple employers as an H-1B Circuit Design Engineer?
Yes, H-1B status allows concurrent employment if each employer files a separate, approved H-1B petition for your services. For circuit design work, this typically applies to part-time consulting arrangements or simultaneous academic and industry roles. Each employer must independently satisfy LCA and prevailing-wage requirements for the work you perform at their site. USCIS treats each petition independently, so approval by one employer doesn't cover work performed for another.
What happens to my H-1B status if my Circuit Design Engineer role is eliminated?
You get a 60-day grace period after your employment ends to find a new sponsoring employer, change to another visa status, or depart the U.S. Your new employer must file an H-1B transfer petition before the grace period expires for you to remain in valid status. Starting your search immediately is critical since the transfer process includes LCA certification, which adds time before the petition can be submitted.
See which Circuit Design Engineer employers are hiring and sponsoring visas right now.
Search Circuit Design Engineer Jobs