H-1B Visa Senior Physical Design Engineer Jobs
Senior Physical Design Engineer roles in the U.S. sit firmly within H-1B visa specialty occupation territory, requiring at least a bachelor's degree in electrical engineering or a related field. Semiconductor and chip design employers file H-1B petitions regularly, but timing your job search around the April 1 filing window and identifying cap-exempt employers can significantly change your path to authorization.
Find H-1B Visa Senior Physical Design Engineer JobsOverview
Showing 5 of 257+ Senior Physical Design Engineer jobs
See all 257+ Senior Physical Design Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Senior Physical Design Engineer roles.
Get Access To All JobsINTRODUCTION
Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Responsibilities
Responsibilities will include, but are not limited to:
- Drive end‑to‑end physical design for HBM base die and/or memory dies from netlist through GDSII.
- Own floorplanning, power planning, placement, CTS, routing, and signoff for HBM designs with very high macro density.
- Define and drive HBM‑specific physical architecture, including channel partitioning, PHY placement, and TSV keep‑out regions.
- Work with design to make architecture‑level tradeoffs to optimize bandwidth, latency, power, and yield.
- Assist power delivery network (PDN) design for extremely high current density environments.
- Drive IR drop, EM, and thermal closure across all operating modes.
- Ensure compliance with foundry reliability rules, including EM lifetime, via density, and TSV stress considerations.
- Own timing closure across corners for high‑speed internal logic and HBM PHY interfaces.
- Partner with clocking and PHY teams on clock distribution, skew control, and jitter sensitivity.
- Collaborate with packaging teams on 2.5D interposer‑based integration and HBM stack interfaces.
- Ensure physical alignment of micro‑bumps, TSVs, RDLs, and keep‑out zones.
- Own physical signoff readiness: STA, IR/EM, SI, DRC, LVS, density, and reliability.
- Leverage AI in LVS/DRC fix automation throughout the design phase.
- Lead ECO strategies, including late‑stage timing and power fixes.
- Act as a key technical voice in tape‑out and executive design reviews.
- Partner with memory design, PHY, RTL, synthesis, DFT, SI, packaging, and test teams.
- Influence memory architecture and interface definitions to improve physical feasibility.
- Mentor senior and junior engineers; establish HBM‑specific PD best practices and methodology.
- Drive flow improvements, automation, and reuse across HBM generations.
BASIC QUALIFICATIONS
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
- 7+ years of hands‑on experience in advanced-node physical design.
- Proven tape‑out experience on HBM, DRAM, or very large memory‑centric designs.
- Deep expertise in:
- Floorplanning and hierarchical PD
- Timing closure and STA fundamentals
- Power integrity (IR/EM) and thermal awareness
- Physical signoff for advanced technologies
- Demonstrated ability to lead complex designs through successful silicon bring‑up. Strong problem‑solving skills and ability to work independently on complex designs.
- Expert‑level experience with Cadence Innovus and/or Synopsys ICC2 / Fusion Compiler.
- Strong proficiency in PrimeTime STA.
- Experience with RedHawk, or equivalent PI tools.
- Familiarity with Calibre DRC/LVS and advanced foundry signoff flows.
- Experience with FinFET and sub‑10nm nodes strongly preferred.
PREFERRED QUALIFICATIONS
- Direct experience with HBM2E / HBM3 / HBM3E products.
- Understanding of TSV‑based designs and micro‑bump layouts.
- Experience with die‑to‑die interfaces and wide parallel buses.
- Knowledge of advanced packaging (2.5D interposer, chiplets).
- Strong Tcl / Python scripting for PD flow automation.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers.
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3).
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
INTRODUCTION
Our vision is to transform how the world uses information to enrich life for all.
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
Responsibilities
Responsibilities will include, but are not limited to:
- Drive end‑to‑end physical design for HBM base die and/or memory dies from netlist through GDSII.
- Own floorplanning, power planning, placement, CTS, routing, and signoff for HBM designs with very high macro density.
- Define and drive HBM‑specific physical architecture, including channel partitioning, PHY placement, and TSV keep‑out regions.
- Work with design to make architecture‑level tradeoffs to optimize bandwidth, latency, power, and yield.
- Assist power delivery network (PDN) design for extremely high current density environments.
- Drive IR drop, EM, and thermal closure across all operating modes.
- Ensure compliance with foundry reliability rules, including EM lifetime, via density, and TSV stress considerations.
- Own timing closure across corners for high‑speed internal logic and HBM PHY interfaces.
- Partner with clocking and PHY teams on clock distribution, skew control, and jitter sensitivity.
- Collaborate with packaging teams on 2.5D interposer‑based integration and HBM stack interfaces.
- Ensure physical alignment of micro‑bumps, TSVs, RDLs, and keep‑out zones.
- Own physical signoff readiness: STA, IR/EM, SI, DRC, LVS, density, and reliability.
- Leverage AI in LVS/DRC fix automation throughout the design phase.
- Lead ECO strategies, including late‑stage timing and power fixes.
- Act as a key technical voice in tape‑out and executive design reviews.
- Partner with memory design, PHY, RTL, synthesis, DFT, SI, packaging, and test teams.
- Influence memory architecture and interface definitions to improve physical feasibility.
- Mentor senior and junior engineers; establish HBM‑specific PD best practices and methodology.
- Drive flow improvements, automation, and reuse across HBM generations.
BASIC QUALIFICATIONS
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
- 7+ years of hands‑on experience in advanced-node physical design.
- Proven tape‑out experience on HBM, DRAM, or very large memory‑centric designs.
- Deep expertise in:
- Floorplanning and hierarchical PD
- Timing closure and STA fundamentals
- Power integrity (IR/EM) and thermal awareness
- Physical signoff for advanced technologies
- Demonstrated ability to lead complex designs through successful silicon bring‑up. Strong problem‑solving skills and ability to work independently on complex designs.
- Expert‑level experience with Cadence Innovus and/or Synopsys ICC2 / Fusion Compiler.
- Strong proficiency in PrimeTime STA.
- Experience with RedHawk, or equivalent PI tools.
- Familiarity with Calibre DRC/LVS and advanced foundry signoff flows.
- Experience with FinFET and sub‑10nm nodes strongly preferred.
PREFERRED QUALIFICATIONS
- Direct experience with HBM2E / HBM3 / HBM3E products.
- Understanding of TSV‑based designs and micro‑bump layouts.
- Experience with die‑to‑die interfaces and wide parallel buses.
- Knowledge of advanced packaging (2.5D interposer, chiplets).
- Strong Tcl / Python scripting for PD flow automation.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers.
For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at hrsupport_na@micron.com or 1-800-336-8918 (select option #3).
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.
See all 257+ H-1B Visa Senior Physical Design Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new H-1B Visa Senior Physical Design Engineer Jobs.
Get Access To All JobsTips for Finding H-1B Visa Sponsorship as a Senior Physical Design Engineer
Verify your degree maps to the role
Physical design engineering requires a degree in electrical engineering, computer engineering, or a directly related field. Pull the O*NET occupation profile for your SOC code and confirm your credential matches before any employer files your LCA.
Target cap-exempt employers first
Universities, nonprofit research labs, and government-affiliated research organizations can file H-1B petitions outside the annual lottery. ASIC and chip design roles exist at institutions like national labs, giving you a path that bypasses the 85,000-cap entirely.
Search by verified LCA filing history
Use Migrate Mate to filter Senior Physical Design Engineer roles by employers with confirmed DOL Labor Condition Application filings in your target SOC code, so you're only applying to companies with a documented H-1B sponsorship track record.
Check prevailing wage before negotiating offers
Your employer must pay at least the DOL prevailing wage for your location and job level. Run the OFLC Wage Search for your SOC code and metro area before you receive an offer so you know the floor going into salary discussions.
Ask about I-129 filing timelines during interviews
Your employer controls when they file your H-1B petition, and late filing can cost you a full fiscal year. Ask specifically whether they file on April 1 and whether they use premium processing for physical design engineering hires.
Document EDA tool expertise for specialty occupation RFEs
USCIS increasingly issues Requests for Evidence on physical design roles, questioning whether the position qualifies as a specialty occupation. Keep detailed records of your Cadence, Synopsys, or Mentor toolchain experience and any tape-out credits to support your employer's petition response.
H-1B Visa Senior Physical Design Engineer: Frequently Asked Questions
Does a Senior Physical Design Engineer role qualify as an H-1B specialty occupation?
Yes. Physical design engineering requires at minimum a bachelor's degree in electrical engineering, computer engineering, or a closely related discipline, which meets USCIS's specialty occupation definition. Roles focused on place-and-route, floorplanning, timing closure, or power analysis consistently clear this threshold. Where RFEs arise, they typically challenge job-description vagueness, not the occupation itself, so your employer's LCA and petition language need to specify the technical scope clearly.
Which employers sponsor H-1B visas for physical design engineers?
Semiconductor companies, EDA vendors, fabless chip design firms, and hyperscalers with custom silicon programs are the most consistent H-1B sponsors for this role. Employers working on advanced process nodes at 7nm and below tend to have dedicated immigration support teams and established petition workflows. Browse Migrate Mate to see employers with verified LCA filing history specifically for physical design and related engineering roles.
Can I switch employers mid-H-1B without restarting the process?
Yes, through H-1B portability. If your new employer files an H-1B transfer petition before your current status expires, you can begin working for them as soon as USCIS receives the petition, not after approval. For physical design roles, confirm your new employer's LCA covers your actual job duties and work location, since LCAs are site-specific and a role change to a different fab or design center may require a new LCA.
How does the H-1B lottery affect physical design engineering job searches?
The annual H-1B lottery opens in March and USCIS selects registrations by early April for an October 1 start date. If you're on OPT or CPT, you'll need to time your job search to align with this window or target cap-exempt employers who can file year-round. Some candidates also explore H-1B1 visa or TN visas if eligible, but for most physical design engineers, the lottery is the primary path.
What should I know about prevailing wage for senior-level physical design roles?
Prevailing wage for Senior Physical Design Engineers varies significantly by metro area, with major semiconductor hubs carrying higher DOL wage floors than secondary markets. Your employer must certify on the LCA that your compensation meets or exceeds the prevailing wage for your specific location and experience level. Use the OFLC Wage Search to look up the current wage level for your SOC code and work site before evaluating any offer.