OPT Integration Engineer Jobs
Integration Engineer jobs are a strong fit for F-1 OPT students with backgrounds in computer science, software engineering, or information systems. Most roles qualify as STEM OPT extensions, giving you up to 36 months of work authorization. Employers in this field regularly file H-1B visa petitions, making it a viable long-term path.
See All OPT Integration Engineer JobsOverview
Showing 5 of 174+ Integration Engineer jobs
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
See all 174+ Integration Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Integration Engineer roles.
Get Access To All JobsINTRODUCTION
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
In this role, you will be a part of the team designing and developing the On-Chip Network of Google's next-generation Tensor Processing Units (TPUs), the custom-built accelerators powering AI and machine learning workloads in data centers. You will be responsible for the microarchitecture, design, implementation, and integration of key digital logic blocks within the TPU, requiring close collaboration with cross-functional teams, including Verification, Physical Design, Validation, and Firmware, to deliver hardware. You will own critical design deliverables, help with integration efforts, and contribute to the continuous improvement of design methodologies and flows.
As an RTL Design Engineer on the TPU team, you will be a key contributor to the development of Google's AI accelerators. You will leverage your expertise in digital logic design, computer architecture, and RTL coding to create innovative and efficient hardware solutions. You will have the opportunity to address challenging technical problems at the forefront of AI hardware, working in a dynamic and collaborative environment. The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're behind Google's groundbreaking innovations, empowering the development of AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
The US base salary range for this full-time position is $138,000-$198,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.
BASIC QUALIFICATIONS
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience.
- 2 years of experience in RTL design.
- Experience with digital design and microarchitecture design.
- Experience in design, optimizing for performance, power, and area.
- Experience with cross-functional engagement with Design Verification and Physical Design teams.
PREFERRED QUALIFICATIONS
- Master’s degree or PhD in Electrical Engineering, Computer Engineering, or a related field.
- 4 years of RTL design experience.
- Experience with Linting, CDC, RDC, LEC.
- Experience with Scripting languages (i.e. Python or Perl).
- Experience architecting RTL solutions and experience with ASIC Synthesis flows.
- Experience with flow development and methodology improvements, and Integration experience.
Responsibilities
- Define and document the microarchitecture for digital designs within the TPU.
- Write high-quality, performant, and power-efficient Register Transfer Level (RTL) code, primarily in SystemVerilog.
- Collaborate with partner teams to support integration efforts and with the Verification team to develop test plans, debug RTL, and ensure functional correctness.
- Work closely with the Physical Design team to meet timing, area, power, and manufacturability requirements.
- Contribute to the development and enhancement of design tools, flows, and methodologies, and support post-silicon validation and debug efforts.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
INTRODUCTION
In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.
In this role, you will be a part of the team designing and developing the On-Chip Network of Google's next-generation Tensor Processing Units (TPUs), the custom-built accelerators powering AI and machine learning workloads in data centers. You will be responsible for the microarchitecture, design, implementation, and integration of key digital logic blocks within the TPU, requiring close collaboration with cross-functional teams, including Verification, Physical Design, Validation, and Firmware, to deliver hardware. You will own critical design deliverables, help with integration efforts, and contribute to the continuous improvement of design methodologies and flows.
As an RTL Design Engineer on the TPU team, you will be a key contributor to the development of Google's AI accelerators. You will leverage your expertise in digital logic design, computer architecture, and RTL coding to create innovative and efficient hardware solutions. You will have the opportunity to address challenging technical problems at the forefront of AI hardware, working in a dynamic and collaborative environment. The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.
We're behind Google's groundbreaking innovations, empowering the development of AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.
The US base salary range for this full-time position is $138,000-$198,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.
BASIC QUALIFICATIONS
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field, or equivalent practical experience.
- 2 years of experience in RTL design.
- Experience with digital design and microarchitecture design.
- Experience in design, optimizing for performance, power, and area.
- Experience with cross-functional engagement with Design Verification and Physical Design teams.
PREFERRED QUALIFICATIONS
- Master’s degree or PhD in Electrical Engineering, Computer Engineering, or a related field.
- 4 years of RTL design experience.
- Experience with Linting, CDC, RDC, LEC.
- Experience with Scripting languages (i.e. Python or Perl).
- Experience architecting RTL solutions and experience with ASIC Synthesis flows.
- Experience with flow development and methodology improvements, and Integration experience.
Responsibilities
- Define and document the microarchitecture for digital designs within the TPU.
- Write high-quality, performant, and power-efficient Register Transfer Level (RTL) code, primarily in SystemVerilog.
- Collaborate with partner teams to support integration efforts and with the Verification team to develop test plans, debug RTL, and ensure functional correctness.
- Work closely with the Physical Design team to meet timing, area, power, and manufacturability requirements.
- Contribute to the development and enhancement of design tools, flows, and methodologies, and support post-silicon validation and debug efforts.
Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
See all 174+ OPT Integration Engineer Jobs
Sign up for free to unlock all listings, filter by visa type, and get alerts for new OPT Integration Engineer Jobs.
Get Access To All JobsTips for Finding OPT Sponsorship as an Integration Engineer
Confirm your role qualifies for STEM OPT
Integration Engineer roles typically fall under CIP codes like Computer Science or Information Technology. Verify your degree matches before applying. A confirmed STEM designation gives you 36 months of work authorization instead of 12, which matters to employers evaluating hiring risk.
Target companies with active H-1B filing histories
Employers who regularly sponsor H-1B visas are far more likely to extend OPT students long-term. Check DOL disclosure data for companies filing under software or systems engineering job titles. Integration-heavy industries like fintech, healthcare IT, and enterprise SaaS are strong areas to focus on.
Emphasize systems fluency, not just coding ability
Integration Engineers work across APIs, middleware, and third-party platforms. Employers hiring OPT candidates want proof you can own end-to-end workflows independently. Highlight experience with REST APIs, ETL pipelines, or platforms like Salesforce and SAP to differentiate yourself from general software roles.
Apply before your OPT start date, not after
Many employers assume OPT authorization takes months. Be ready to show your EAD timeline clearly. Starting your job search three to four months before your program end date gives you time to negotiate a start date that aligns with your authorization window.
Use your university's CPT or OPT employer network
Many DSOs maintain lists of companies that have successfully hired OPT students in technical roles. Integration Engineering sits at the intersection of IT and software, so both CS and MIS programs often have relevant employer contacts worth reaching out to directly through your international student office.
Address OPT proactively in your cover letter
Recruiters often screen out international candidates to avoid uncertainty. A single direct sentence confirming your current work authorization status and STEM OPT eligibility removes that friction early. Keep it factual and brief so the focus stays on your technical qualifications, not your visa situation.
Integration Engineer OPT: Frequently Asked Questions
Can F-1 OPT students work as Integration Engineers in the United States?
Yes. Integration Engineer roles qualify for F-1 OPT work authorization as long as the work is directly related to your field of study. Most Integration Engineer positions draw on computer science, information systems, or software engineering degrees, all of which support OPT eligibility. If your degree is STEM-designated, you may also qualify for a 24-month STEM OPT extension beyond your initial 12 months.
Does an Integration Engineer role qualify for the STEM OPT extension?
It depends on your degree, not the job title. STEM OPT eligibility is determined by whether your degree appears on the DHS STEM Designated Degree Program List. Degrees in Computer Science, Computer Engineering, Information Technology, and Management Information Systems are commonly listed. Integration Engineer roles at companies enrolled in E-Verify typically satisfy the employer requirement needed to activate the extension.
What types of employers hire OPT students for Integration Engineer roles?
Enterprise software companies, consulting firms, fintech companies, and healthcare IT organizations are among the most active hirers for this role. Many of these employers have established immigration programs and a history of H-1B sponsorship. Migrate Mate lists Integration Engineer jobs specifically filtered for OPT-friendly employers, so you can focus your search on companies that have hired international candidates before.
How does the 90-day unemployment rule affect OPT students in Integration Engineer roles?
F-1 OPT students are limited to 90 days of unemployment during the initial OPT period, and up to 150 days total if you receive a STEM extension. Integration Engineer searches can take longer than typical software roles because the position sits between IT and development, and not every recruiter searches for it by the same title. Starting your search early and applying broadly across related titles like Systems Integration Engineer or API Engineer reduces your risk of hitting that cap.
Do Integration Engineer employers typically sponsor H-1B visas after OPT?
Many do, particularly at mid-size and large technology companies where Integration Engineers manage critical infrastructure between internal systems and third-party platforms. The role is commonly classified as a specialty occupation, which is the standard H-1B eligibility threshold. Sponsorship is not guaranteed and varies by employer, so prioritizing companies with documented H-1B filing histories gives you a stronger long-term foundation.