Development Engineer Visa Sponsorship Jobs in Oregon
Development engineer roles in Oregon are concentrated in the Portland metro area, where employers like Intel, Nike, and a growing cluster of semiconductor and clean technology firms regularly hire internationally. The Willamette Valley's mix of established manufacturers and emerging tech companies creates consistent demand for sponsored development engineering talent.
Find Development Engineer JobsOverview
Showing 5 of 16+ Development Engineer Jobs in Oregon with Visa Sponsorship
See all Development Engineer Jobs in Oregon with Visa Sponsorship
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Development Engineer Jobs in Oregon with Visa Sponsorship.
Get Access To All JobsJob Details
Job Description: The successful candidate will be working in Technology Development ESD, LU reliability engineering group focusing on research and development in Electrostatic Discharge (ESD) and Latch-up reliability area. This position is responsible for developing solutions and design rules to ensure ESD and latch-up reliability in circuits. The engineer will be responsible for but not limited to design test structures, run experiments, analyze data from test structures during technology development phase. ESD characterization on test structures using transmission line pulse (TLP) is required. Responsibilities also include develop, document, and publish design rules to aid internal and foundry design teams. Serve as a consultant to design teams to ensure ESD risks are addressed in analog circuits.
Qualifications
Minimum Qualifications:
- Master's degree in Electrical Engineering, Reliability Engineering, Physics, or related technical field.
- 3+ years experiences in ESD or LU reliability engineering
- 3+ years of experience with Device Physics, device characterization and/or basic VLSI design knowledge
Preferred Qualifications
- Ph.D. in electrical engineering and 1+ years of experience in ESD, LU reliability engineering
- Experience in planning and guiding the creation of test structure layout on test chips.
- Experience in VLSI circuit design, including analog and digital. Knowledge of state-of-the-art ESD circuit design techniques and topologies.
- Deep understanding of transistor device characteristics and characterization methods.
- Experience with transmission line pulse (TLP) measurement. Experience on ESD models (i.e. CDM, HBM)
- Data analysis background (JMP, Excel) to support design of experiments and analysis.
Job Type Experienced Hire
Shift Shift 1 (United States of America)
Primary Location: US, Oregon, Hillsboro
Additional Locations:
Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A
Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $155,520.00 - 219,550.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role This role will require an on-site presence.
- Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Job Details
Job Description: The successful candidate will be working in Technology Development ESD, LU reliability engineering group focusing on research and development in Electrostatic Discharge (ESD) and Latch-up reliability area. This position is responsible for developing solutions and design rules to ensure ESD and latch-up reliability in circuits. The engineer will be responsible for but not limited to design test structures, run experiments, analyze data from test structures during technology development phase. ESD characterization on test structures using transmission line pulse (TLP) is required. Responsibilities also include develop, document, and publish design rules to aid internal and foundry design teams. Serve as a consultant to design teams to ensure ESD risks are addressed in analog circuits.
Qualifications
Minimum Qualifications:
- Master's degree in Electrical Engineering, Reliability Engineering, Physics, or related technical field.
- 3+ years experiences in ESD or LU reliability engineering
- 3+ years of experience with Device Physics, device characterization and/or basic VLSI design knowledge
Preferred Qualifications
- Ph.D. in electrical engineering and 1+ years of experience in ESD, LU reliability engineering
- Experience in planning and guiding the creation of test structure layout on test chips.
- Experience in VLSI circuit design, including analog and digital. Knowledge of state-of-the-art ESD circuit design techniques and topologies.
- Deep understanding of transistor device characteristics and characterization methods.
- Experience with transmission line pulse (TLP) measurement. Experience on ESD models (i.e. CDM, HBM)
- Data analysis background (JMP, Excel) to support design of experiments and analysis.
Job Type Experienced Hire
Shift Shift 1 (United States of America)
Primary Location: US, Oregon, Hillsboro
Additional Locations:
Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A
Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $155,520.00 - 219,550.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role This role will require an on-site presence.
- Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Development Engineer Job Roles in Oregon
See all Development Engineer Jobs in Oregon
Sign up for free to filter by visa type, set job alerts, and find employers with verified sponsorship history.
Search Development Engineer Jobs in OregonDevelopment Engineer Jobs in Oregon: Frequently Asked Questions
Which companies sponsor visas for development engineers in Oregon?
Intel is Oregon's largest employer of sponsored development engineers, with major operations in Hillsboro. Nike's world headquarters in Beaverton also hires development engineers internationally. Beyond these anchor employers, companies like Daimler Trucks North America, Precision Castparts, and a number of semiconductor and clean energy startups in the Portland metro area have a documented history of sponsoring H-1B visa and other work visas for engineering roles.
Which visa types are most common for development engineer roles in Oregon?
The H-1B is the most common visa for development engineers in Oregon, covering roles that require at least a bachelor's degree in a relevant engineering discipline. Candidates already in the U.S. on F-1 OPT or STEM OPT can often begin working while an H-1B petition is pending. Some multinational employers like Intel also use L-1 visas for internal transfers into Oregon-based development engineer positions.
Which cities in Oregon have the most development engineer sponsorship jobs?
Portland and the broader Washington County corridor, including Hillsboro and Beaverton, account for the large majority of development engineer sponsorship jobs in Oregon. Intel's campuses alone make Hillsboro one of the most significant engineering hiring hubs in the Pacific Northwest. Corvallis, home to Oregon State University and several technology firms, also generates a smaller but steady supply of development engineer openings with sponsorship potential.
How to find development engineer visa sponsorship jobs in Oregon?
Migrate Mate filters job listings specifically for roles where employers have demonstrated willingness to sponsor work visas, making it easier to identify development engineer openings in Oregon without sifting through positions that exclude international candidates. You can search by state and role type to surface relevant opportunities across the Portland metro, Hillsboro, and Corvallis areas. Checking Migrate Mate regularly is worthwhile since Intel and other Oregon employers post development engineer roles throughout the year.
Are there state-specific considerations for development engineers seeking visa sponsorship in Oregon?
Oregon's concentration of semiconductor manufacturing means many development engineer roles fall under ITAR or export control regulations, which can complicate sponsorship for candidates from certain countries regardless of visa category. Oregon State University and Portland State University feed a strong local pipeline of engineering talent, so sponsored candidates often compete alongside recent U.S. graduates. Employers are required to pay the prevailing wage for the specific occupational classification and geographic area, which DOL determines based on local Oregon wage data.
What is the prevailing wage for sponsored development engineer jobs in Oregon?
U.S. employers sponsoring a visa must pay at least the prevailing wage, which is what workers in the same role, area, and experience level typically earn. The Department of Labor sets this rate to make sure companies aren't hiring foreign workers simply because they'd accept lower pay than a U.S. worker. It varies by job title, location, and experience. You can look up current prevailing wage rates for any occupation and location using the OFLC Wage Search page.