Design Engineer Jobs at Intel with Visa Sponsorship
Design Engineer jobs at Intel span silicon architecture, physical design, RTL development, and verification across products like CPUs, GPUs, and network silicon. Intel has a well-established sponsorship track record for engineering roles and works with international candidates across multiple visa categories, including both employment-based and training-based pathways.
Find Design Engineer Jobs at IntelOverview
Showing 5 of 14+ Design Engineer Jobs at Intel
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
See all Design Engineer Jobs at Intel
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Design Engineer Jobs at Intel.
Get Access To All JobsJob Details
Join Intel's AI Revolution
Intel's AI SoC organization develops cutting-edge products powering a wide range of AI applications, from edge devices to data center accelerators. If you are an engineer with strong technical and communication skills who thrives in a fast-paced environment with abundant learning opportunities, you are the ideal candidate for this role. Join us to shape the future of AI hardware.
As an RTL Design Engineer, you'll develop logic design, register transfer level (RTL) coding, and simulation for SoC designs, integrating IP blocks and subsystems into full chip SoC or discrete component designs. You'll participate in defining architecture and microarchitecture features while performing quality checks across various logic design aspects from RTL to timing/power convergence. You'll apply strategies, tools, and methods to write RTL and optimize logic to meet power, performance, area, and timing goals while ensuring design integrity for physical implementation. Working closely with verification teams, you'll review verification plans and resolve failing RTL tests to ensure feature correctness. You'll follow secure development practices and collaborate with IP providers for SoC-level integration and validation.
Key Responsibilities
Architecture & Design
- Contribute to evaluation of architectural trade-offs considering features, performance, and system constraints
- Implement RTL in Verilog/System Verilog based on defined micro-architecture
- Integrate IP blocks at top level and ensure synthesis- and timing-clean design
Verification & Validation
- Work closely with verification teams to achieve full coverage and robust validation
- Develop timing constraints for IP blocks and assist physical design teams with synthesis, timing closure, and formal equivalence checks
- Support silicon bring-up and post-silicon validation activities, including debug and performance analysis
Collaboration & Quality
- Collaborate with senior engineers to adopt best practices and improve design methodologies
- Drive quality assurance compliance for smooth IP/SoC handoff
- Work with IP providers to integrate and validate IPs at the SoC level
Qualifications
Minimum Qualifications
- Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science
- 4+ years of experience in/with:
- RTL design and implementation for ASIC/SoC development
- Proficiency in Verilog/System Verilog for RTL coding and design
- Experience with synthesis tools and timing closure methodologies
Preferred Qualifications
- Understanding of clock domain crossings, power optimization, and timing closure
- Exposure to SoC system integration and CPU subsystem design
- Familiarity with standard bus protocols (AXI, AHB, etc.) and embedded processor architectures
- Knowledge of high-speed and low-power design techniques
- Experience with static timing analysis (STA) tools and methodologies
- Hands-on experience with formal verification tools and techniques
- Basic scripting skills (Python, TCL, etc.) for automation
- Experience with EDA tools: HDL simulators (VCS, Questa, IES), lint tools (Spyglass), and FPGA prototyping tools
- Ability to work in a dynamic environment and adapt to changing requirements
- Strong problem-solving skills, collaborative mindset, and eagerness to learn
Job Type
Experienced Hire
Shift
Shift 1 (United States of America)
Primary Location:
US, California, Folsom
Additional Locations:
US, California, Santa Clara
US, Oregon, Hillsboro
US, Texas, Austin
Business Group
Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society.
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $164,470.00 - 232,190.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
- Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION:
Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
Job Details
Join Intel's AI Revolution
Intel's AI SoC organization develops cutting-edge products powering a wide range of AI applications, from edge devices to data center accelerators. If you are an engineer with strong technical and communication skills who thrives in a fast-paced environment with abundant learning opportunities, you are the ideal candidate for this role. Join us to shape the future of AI hardware.
As an RTL Design Engineer, you'll develop logic design, register transfer level (RTL) coding, and simulation for SoC designs, integrating IP blocks and subsystems into full chip SoC or discrete component designs. You'll participate in defining architecture and microarchitecture features while performing quality checks across various logic design aspects from RTL to timing/power convergence. You'll apply strategies, tools, and methods to write RTL and optimize logic to meet power, performance, area, and timing goals while ensuring design integrity for physical implementation. Working closely with verification teams, you'll review verification plans and resolve failing RTL tests to ensure feature correctness. You'll follow secure development practices and collaborate with IP providers for SoC-level integration and validation.
Key Responsibilities
Architecture & Design
- Contribute to evaluation of architectural trade-offs considering features, performance, and system constraints
- Implement RTL in Verilog/System Verilog based on defined micro-architecture
- Integrate IP blocks at top level and ensure synthesis- and timing-clean design
Verification & Validation
- Work closely with verification teams to achieve full coverage and robust validation
- Develop timing constraints for IP blocks and assist physical design teams with synthesis, timing closure, and formal equivalence checks
- Support silicon bring-up and post-silicon validation activities, including debug and performance analysis
Collaboration & Quality
- Collaborate with senior engineers to adopt best practices and improve design methodologies
- Drive quality assurance compliance for smooth IP/SoC handoff
- Work with IP providers to integrate and validate IPs at the SoC level
Qualifications
Minimum Qualifications
- Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science
- 4+ years of experience in/with:
- RTL design and implementation for ASIC/SoC development
- Proficiency in Verilog/System Verilog for RTL coding and design
- Experience with synthesis tools and timing closure methodologies
Preferred Qualifications
- Understanding of clock domain crossings, power optimization, and timing closure
- Exposure to SoC system integration and CPU subsystem design
- Familiarity with standard bus protocols (AXI, AHB, etc.) and embedded processor architectures
- Knowledge of high-speed and low-power design techniques
- Experience with static timing analysis (STA) tools and methodologies
- Hands-on experience with formal verification tools and techniques
- Basic scripting skills (Python, TCL, etc.) for automation
- Experience with EDA tools: HDL simulators (VCS, Questa, IES), lint tools (Spyglass), and FPGA prototyping tools
- Ability to work in a dynamic environment and adapt to changing requirements
- Strong problem-solving skills, collaborative mindset, and eagerness to learn
Job Type
Experienced Hire
Shift
Shift 1 (United States of America)
Primary Location:
US, California, Folsom
Additional Locations:
US, California, Santa Clara
US, Oregon, Hillsboro
US, Texas, Austin
Business Group
Intel makes possible the most amazing experiences of the future. You may know us for our processors. But we do so much more. Intel invents at the boundaries of technology to make amazing experiences possible for business and society, and for every person on Earth. Harnessing the capability of the cloud, the ubiquity of the Internet of Things, the latest advances in memory and programmable solutions, and the promise of always-on 5G connectivity, Intel is disrupting industries and solving global challenges. Leading on policy, diversity, inclusion, education and sustainability, we create value for our stockholders, customers, and society.
Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Position of Trust N/A
Benefits
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US: $164,470.00 - 232,190.00 USD
The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.
Work Model for this Role
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.
- Job posting details (such as work model, location or time type) are subject to change.
ADDITIONAL INFORMATION:
Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
See all Design Engineer Jobs at Intel
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Design Engineer Jobs at Intel.
Get Access To All JobsTips for Finding Design Engineer Jobs at Intel
Align your portfolio to Intel's silicon stack
Intel recruits Design Engineers for specific nodes and toolchains. Tailor your resume to show hands-on experience with RTL design, physical implementation, or DFT in contexts that map to CPU, GPU, or networking silicon, not generic FPGA or academic projects.
Target roles that match your visa category
Intel sponsors across H-1B, E-3, TN, and F-1 OPT. If you're on OPT, filter for teams with active projects since STEM OPT extensions require continuous employment. Use Migrate Mate to browse open Design Engineer positions filtered by sponsorship type.
Clarify the LCA wage level during offer negotiation
Intel files a Labor Condition Application with DOL for every sponsored hire. The prevailing wage level on your LCA must match your offered salary. Asking your recruiter which wage level the role is benchmarked at helps you catch mismatches before your I-129 is filed.
Build depth in Intel's interview loop early
Intel's Design Engineer hiring involves multiple technical screens covering microarchitecture, timing closure, or verification methodology depending on the team. Candidates who clear early rounds but lack depth in the specific design domain often stall at the hiring manager stage.
Confirm cap-exempt status if switching from academia
If you're transitioning from a university research role, Intel can file your H-1B outside the annual lottery if your previous employer was cap-exempt. Verify with USCIS guidelines whether a concurrent arrangement preserves that status during the transition period.
Prepare degree equivalency documentation before your offer letter
Intel's Design Engineer roles require a bachelor's or higher in electrical engineering or computer engineering. If your degree is from outside the U.S., a credential evaluation from a NACES-approved agency should be ready before USCIS adjudicates your specialty occupation petition.
Frequently Asked Questions
Does Intel sponsor H-1B visas for Design Engineers?
Yes, Intel sponsors H-1B visas for Design Engineer roles. Intel has a well-established internal immigration team that manages the full petition process, including the Labor Condition Application with DOL and the I-129 filing with USCIS. Because Intel participates in the H-1B lottery, timing your application to the annual registration window in March matters if you don't already hold H-1B visa status.
How do I apply for Design Engineer jobs at Intel?
Applications go through Intel's careers portal at intel.com/jobs. Search for Design Engineer roles filtered by product group or location. For roles that require sponsorship, the job posting typically indicates eligibility. Migrate Mate lists Intel's open Design Engineer positions and filters by visa sponsorship type, which saves time if you need to confirm a role supports your specific visa category before applying.
Which visa types does Intel commonly sponsor for Design Engineer roles?
Intel sponsors Design Engineers on H-1B, E-3 visa (for Australian citizens), TN visa (for Canadian and Mexican nationals), F-1 OPT and CPT for students, J-1 visa for interns and trainees, and employment-based Green Card pathways including EB-2 and EB-3. The applicable category depends on your nationality, education level, and career stage. Full-time hires most commonly proceed on H-1B or E-3 visa, with Green Card sponsorship typically initiated after a period of employment.
What qualifications does Intel expect for sponsored Design Engineer roles?
Intel's Design Engineer positions generally require a bachelor's degree or higher in electrical engineering, computer engineering, or a directly related field. For USCIS specialty occupation purposes, the degree must align with the specific role, so a computer science degree supporting a physical design role may require additional documentation. Hands-on experience with industry-standard EDA tools, HDL languages, or specific design flows strengthens both your candidacy and your petition.
How do I time a visa sponsorship filing with Intel's hiring process?
If you need H-1B sponsorship and don't currently hold that status, Intel would need to register you in the USCIS lottery held each March for an October 1 start date. If you're on OPT, Intel can hire you immediately and file for H-1B in the next cycle. E-3 and TN sponsors don't face a lottery and can be filed year-round, giving those candidates more scheduling flexibility.