Design Verification Engineer Jobs in California
Design Verification Engineer jobs in California are among the most active in the country, concentrated in semiconductor, consumer electronics, and aerospace and defense sectors across Silicon Valley, San Diego, and the greater Los Angeles area. Employers such as Qualcomm, Intel, and Apple maintain significant design verification engineering headcounts in the state, with demand at levels from recent graduate to principal engineer. The most sought-after specialties include functional simulation, formal verification, and UVM-based testbench development. Scan the live roles below and apply to whichever ones fit.
Find JobsOverview
Showing 5 of 159+ Design Verification Engineer jobs











Job Title: Design Verification Engineer – ASIC/SoC
Job Responsibility: Support the functional verification of Application-Specific Integrated Circuits (ASICs) and Systems-on-Chip (SoCs). Perform moderately complex verification assignments using established methodologies under general supervision. Senior verification engineers review test plans, significant technical changes, and completed results.
Responsibilities
- Review design specifications and implement assigned portions of block-level, subsystem, and full-chip verification plans.
- Develop and modify System Verilog testbenches, test sequences, checkers, and functional coverage models within existing Universal Verification Methodology (UVM) environments.
- Create directed and constrained-random tests to validate assigned design features, interfaces, and operating scenarios.
- Execute simulations and regression tests, analyze logs and waveforms, and investigate functional failures.
- Collaborate with Register Transfer Level (RTL) designers to reproduce defects, verify corrections, and document results.
- Analyze functional and code coverage, identify gaps, and implement additional tests with senior engineer review.
- Maintain reusable verification components and implement approved improvements to existing verification infrastructure.
- Support verification of embedded processors, CPU interfaces, and interactions between SoC components.
- Coordinate with architecture, RTL design, FPGA, and emulation teams to clarify requirements and resolve assigned verification issues.
- Report verification progress and escalate complex architectural or methodology issues to senior engineers.
MINIMUM QUALIFICATIONS
- Bachelor’s degree in electrical engineering, Computer Engineering, Computer Science, or a directly related field, or its foreign equivalent.
- Minimum of two years of experience in ASIC design verification.
- Working knowledge of System Verilog, object-oriented programming, and UVM.
- Experience developing or modifying testbenches and performing simulation, regression testing, debugging, and coverage analysis.
- Understanding of digital logic, CPU or SoC architecture, and embedded-processor verification concepts.
- Familiarity with verification workflows for large chip designs.
- Strong analytical, problem-solving, documentation, and communication skills.
Essential Skills: Verification Engineer - ASIC / SoC Skills: Design Principles~EIS : ASIC Frontend Verification
See All 159+ Design Verification Engineer Jobs in California
Find roles in California that match your experience and apply in just a few clicks.
Find JobsDesign Verification Engineer Jobs by City in California
Where California roles are concentrated, by current openings.
Design Verification Engineer Job Market in California
A snapshot from current California openings, updated as new roles post.
Who's Hiring
- Apple29

- Qualcomm11

- Google9

- Amazon9

- Cisco7

Top Industries Hiring
- Electronics & Hardware18
- Technology & Software9
- Telecommunications2
- Science & Research1
- Aerospace & Defense1
What California Employers Look For
The qualifications that appear most often in design verification engineer jobs across California.
- Bachelor's or master's degree in electrical engineering, computer engineering, or computer science
- Proficiency in hardware verification languages such as SystemVerilog and UVM
- Experience developing constrained-random testbenches and functional coverage models
- Familiarity with simulation tools such as VCS, Xcelium, or Questa
- Understanding of digital design fundamentals including RTL, timing, and logic synthesis
- Experience with formal verification tools such as JasperGold or Questa Formal
Design Verification Engineer Jobs in California: Frequently Asked Questions
How do you become a design verification engineer in California?
Most California employers require a bachelor's degree in electrical engineering, computer engineering, or computer science as the foundation for this role. No state-issued license is required to work as a design verification engineer in California. Employers typically look for hands-on proficiency in SystemVerilog and UVM, gained through university coursework, capstone projects, or internships with California semiconductor and electronics companies. A master's degree strengthens candidacy for senior and principal-level positions at larger California design houses.
Which companies hire design verification engineers in California?
California design verification engineer roles are posted by Apple, Qualcomm, and Google and others right now, based on current listings on Migrate Mate as of November 2026. California's deep concentration of semiconductor and systems-on-chip companies means openings are distributed across both large established firms and well-funded fabless startups throughout the Bay Area and San Diego.
Which California cities have the most design verification engineer jobs?
Santa Clara, San Jose, and Sunnyvale account for the largest share of design verification engineer openings in California. The San Jose and Santa Clara corridor leads because of its dense cluster of semiconductor headquarters and chip design centers, while San Diego's concentration of wireless and mobile chip companies drives strong demand there, and Los Angeles benefits from aerospace, defense electronics, and consumer hardware employers spread through the surrounding region.
Are there remote design verification engineer jobs in California?
Yes, but they're limited. About 37% of design verification engineer openings tied to California are remote or hybrid as of November 2026, reflecting that much of the work involves licensed EDA tools, shared simulation infrastructure, and lab access that requires on-site presence. The portions of the role most amenable to remote work are test plan authoring, code review, and coverage analysis rather than bring-up and lab debug activities.
How can I get hired as a design verification engineer in California with little or no experience?
The most realistic entry path is an internship or new-graduate program at a California semiconductor company, with Qualcomm, Intel, and Apple all running structured new-grad hiring cycles that specifically target verification engineers. Candidates who have completed university projects using SystemVerilog and UVM, or who have contributed to open-source hardware verification repositories, stand out in applicant pools. Adjacent roles such as FPGA validation engineer or silicon validation engineer at California defense and aerospace firms are also common entry points that build the hands-on verification experience larger chip design employers expect.
Where can I find and apply to design verification engineer jobs in California?
You can find and apply to design verification engineer jobs in California on Migrate Mate, which lists current California openings from employers across the state. Search the available roles, identify the ones that match your background and target location, and apply directly to the positions that fit.
See All 159+ Design Verification Engineer Jobs in California
Find roles in California that match your experience and apply in just a few clicks.
Find Jobs