Design Verification Engineer Jobs
Design Verification Engineer jobs are open across semiconductor, defense, consumer electronics, and automotive industries, from new-grad to principal and staff levels, with specializations in functional verification, UVM testbench development, and formal verification. Find a role that fits below and apply directly.
Find JobsLooking for remote work? View remote design verification engineer jobs →Student or new grad? View design verification engineer internships →Overview
Showing 5 of 332+ Design Verification Engineer jobs
Job Title: Design Verification Engineer – ASIC/SoC
Job Responsibility: Support the functional verification of Application-Specific Integrated Circuits (ASICs) and Systems-on-Chip (SoCs). Perform moderately complex verification assignments using established methodologies under general supervision. Senior verification engineers review test plans, significant technical changes, and completed results.
Responsibilities
- Review design specifications and implement assigned portions of block-level, subsystem, and full-chip verification plans.
- Develop and modify System Verilog testbenches, test sequences, checkers, and functional coverage models within existing Universal Verification Methodology (UVM) environments.
- Create directed and constrained-random tests to validate assigned design features, interfaces, and operating scenarios.
- Execute simulations and regression tests, analyze logs and waveforms, and investigate functional failures.
- Collaborate with Register Transfer Level (RTL) designers to reproduce defects, verify corrections, and document results.
- Analyze functional and code coverage, identify gaps, and implement additional tests with senior engineer review.
- Maintain reusable verification components and implement approved improvements to existing verification infrastructure.
- Support verification of embedded processors, CPU interfaces, and interactions between SoC components.
- Coordinate with architecture, RTL design, FPGA, and emulation teams to clarify requirements and resolve assigned verification issues.
- Report verification progress and escalate complex architectural or methodology issues to senior engineers.
MINIMUM QUALIFICATIONS
- Bachelor’s degree in electrical engineering, Computer Engineering, Computer Science, or a directly related field, or its foreign equivalent.
- Minimum of two years of experience in ASIC design verification.
- Working knowledge of System Verilog, object-oriented programming, and UVM.
- Experience developing or modifying testbenches and performing simulation, regression testing, debugging, and coverage analysis.
- Understanding of digital logic, CPU or SoC architecture, and embedded-processor verification concepts.
- Familiarity with verification workflows for large chip designs.
- Strong analytical, problem-solving, documentation, and communication skills.
Essential Skills: Verification Engineer - ASIC / SoC Skills: Design Principles~EIS : ASIC Frontend Verification
Job Title: Design Verification Engineer – ASIC/SoC
Job Responsibility: Support the functional verification of Application-Specific Integrated Circuits (ASICs) and Systems-on-Chip (SoCs). Perform moderately complex verification assignments using established methodologies under general supervision. Senior verification engineers review test plans, significant technical changes, and completed results.
Responsibilities
- Review design specifications and implement assigned portions of block-level, subsystem, and full-chip verification plans.
- Develop and modify System Verilog testbenches, test sequences, checkers, and functional coverage models within existing Universal Verification Methodology (UVM) environments.
- Create directed and constrained-random tests to validate assigned design features, interfaces, and operating scenarios.
- Execute simulations and regression tests, analyze logs and waveforms, and investigate functional failures.
- Collaborate with Register Transfer Level (RTL) designers to reproduce defects, verify corrections, and document results.
- Analyze functional and code coverage, identify gaps, and implement additional tests with senior engineer review.
- Maintain reusable verification components and implement approved improvements to existing verification infrastructure.
- Support verification of embedded processors, CPU interfaces, and interactions between SoC components.
- Coordinate with architecture, RTL design, FPGA, and emulation teams to clarify requirements and resolve assigned verification issues.
- Report verification progress and escalate complex architectural or methodology issues to senior engineers.
MINIMUM QUALIFICATIONS
- Bachelor’s degree in electrical engineering, Computer Engineering, Computer Science, or a directly related field, or its foreign equivalent.
- Minimum of two years of experience in ASIC design verification.
- Working knowledge of System Verilog, object-oriented programming, and UVM.
- Experience developing or modifying testbenches and performing simulation, regression testing, debugging, and coverage analysis.
- Understanding of digital logic, CPU or SoC architecture, and embedded-processor verification concepts.
- Familiarity with verification workflows for large chip designs.
- Strong analytical, problem-solving, documentation, and communication skills.
Essential Skills: Verification Engineer - ASIC / SoC Skills: Design Principles~EIS : ASIC Frontend Verification
Design Verification Engineer Jobs by Experience Level
Top Cities Hiring Design Verification Engineers
Explore design verification engineer openings in the cities hiring most right now.
See All 332+ Design Verification Engineer Jobs
Find roles that match your experience and apply in just a few clicks.
Find JobsDesign Verification Engineer Job Market
Who's Hiring
- Apple57
- Renesas21
- Google16
- Meta12
- Qualcomm12
Top Industries Hiring
- Electronics & Hardware30
- Technology & Software20
- Artificial Intelligence5
- Consulting & Professional Services4
- Manufacturing2
What Employers Look For
The qualifications that appear most often in design verification engineer jobs.
- Bachelor's or master's degree in electrical engineering, computer engineering, or computer science
- Proficiency in SystemVerilog and UVM-based constrained-random testbench development
- Experience with functional coverage, assertion-based verification, and coverage closure
- Familiarity with industry EDA simulation tools such as VCS, Xcelium, or Questa
- Knowledge of common on-chip protocols including AXI, PCIe, USB, or DDR
- Experience with scripting languages such as Python or Perl for verification automation
Tips for Your Design Verification Engineer Job Search
Tailor your resume to the stack
Design verification roles split sharply between UVM, SystemVerilog, and formal tools like Jasper or OneSpin. Call out exactly which tools and methodologies you used on each project so hiring managers don't have to guess whether your experience matches their environment.
Quantify coverage closure results
Hiring managers expect to see what you actually closed, not just that you wrote testbenches. State the coverage metrics you hit, the bug counts you surfaced, or the regression turnaround times you improved so your impact is concrete and comparable.
Filter openings by protocol and domain
A PCIe verification role demands different expertise than a RISC-V or DDR5 one. Narrow your search by the protocol or IP domain you know best so you apply to roles where your background is an immediate fit rather than a partial match.
Apply early to roles that fit
Migrate Mate lists design verification engineer openings from across the United States in one place, so you can find roles that match and apply directly to each listing.
Prepare a debug walkthrough for interviews
Most design verification engineer interviews include a live or whiteboard debug scenario. Practice walking through a failing assertion or unexpected simulation waveform out loud, explaining your reasoning at each step, not just the final answer.
Negotiate around tape-out calendar timing
Design verification teams ramp hiring before tape-out and slow it after. If an offer arrives late in a project cycle, ask about the next phase roadmap and whether the role is sustaining or greenfield, since it directly affects your scope and growth.
Design Verification Engineer Jobs: Frequently Asked Questions
Which companies are hiring the most design verification engineers?
Apple, Renesas, and Google are hiring the most design verification engineers right now, with openings concentrated in California, Texas, and Massachusetts, based on current listings on Migrate Mate as of November 2026. Semiconductor IP companies and fabless chip designers tend to post the highest volumes consistently.
How many design verification engineer jobs are remote?
About 53% of design verification engineer openings are fully remote or hybrid as of November 2026, though fully on-site roles remain common at defense contractors and companies with strict IP security requirements. Roles focused on simulation, testbench development, and formal verification tend to have more remote flexibility than positions requiring lab access or hardware bring-up support.
How do you become a design verification engineer?
Start with a degree in electrical engineering, computer engineering, or computer science, then build hands-on skills in SystemVerilog and UVM through coursework, open-source projects, or internships. Learn at least one major EDA simulator and practice writing constrained-random tests with functional coverage. Internship experience at a semiconductor company, even in a related role, is one of the most effective ways to break into full verification positions.
How do you get hired as a design verification engineer with little experience?
Focus on building a public or shareable verification project using an open-source RISC-V core or similar RTL design, and document your UVM environment, coverage plan, and bug findings. Entry-level roles at smaller fabless startups or EDA tool vendors are often more accessible than positions at large chipmakers. Targeting companies that run structured graduate programs in verification also improves your odds significantly at the early-career stage.
What does the design verification engineer interview process look like?
The process typically starts with a recruiter screen followed by a technical phone interview covering SystemVerilog constructs, UVM architecture, and basic digital design concepts. A take-home or virtual coding exercise involving testbench development or assertion writing is common at the midpoint. Final rounds usually include a loop of technical interviews with engineers covering debug scenarios, coverage methodology, and protocol knowledge, plus a hiring manager conversation on project experience and team fit.
Where can I find and apply to design verification engineer jobs?
You can find and apply to design verification engineer jobs on Migrate Mate, which lists current openings from across the United States. Find the roles that match your experience and the protocols or domains you know, then apply directly to each listing that fits.
See All 332+ Design Verification Engineer Jobs
Find roles that match your experience and apply in just a few clicks.
Find Jobs