Electronics CPT Jobs in California
Electronics F-1 CPT sponsorship jobs in California are concentrated in Silicon Valley, San Diego, and the Los Angeles metro, where companies like Apple, Qualcomm, Broadcom, and Intel regularly bring on international students for hardware engineering, embedded systems, and semiconductor roles through Curricular Practical Training arrangements with their universities.
Find Electronics JobsOverview
Showing 5 of 131+ Electronics CPT Jobs in California
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
Have you applied for this role?
See all 131+ Electronics CPT Jobs in California
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Electronics CPT Jobs in California.
Get Access To All JobsInternship Title: Test Engineering Intern
Team: Test Engineering
Location: San Jose, CA
Role Description:
Internship Summary, Responsibilities, and Deliverables:
Summary
The Test Engineering Intern will support development, characterization, and validation of mixed‑signal and digital semiconductor devices. The intern will work closely with senior test engineers on tasks involving ATE test development, load‑board hardware bring‑up, lab measurements, and data analysis. This role is designed to give hands‑on exposure to real production‑level workflows including test automation, debug methodology, and hardware validation processes.
The ideal candidate is pursuing a degree in Electrical Engineering or a related field, has strong fundamentals in circuits and digital logic, and is eager to learn practical lab and ATE skills. Basic knowledge of C++ is required.
Responsibilities:
- ATE test development — Assist in writing, modifying, and debugging test programs for device characterization and validation.
- Load‑board bring‑up — Support schematic review, continuity checks, signal verification, and functional validation of new load‑board designs.
- Lab measurements — Perform bench measurements using oscilloscopes & DMMs under engineer supervision.
- Data analysis — Analyze test results and summarize findings.
- Debug support — Assist in root‑cause investigations for test failures, measurement discrepancies or hardware issues.
- Documentation — Maintain clear documentation of test procedures, measurement setups, and results.
Expected Learning Outcomes:
- Understand semiconductor debug fundamentals.
- Get familiar with datasheets and other technical documents.
- Learn Cadence HW developments tools.
- Understand fundamentals of ATE testers, instruments, oscilloscopes and meters.
- Learn how to apply C++ coding.
- Get trained in JIRA, Confluence and Bitbucket.
- Develop interpersonal and communications skills.
Qualifications & Requirements
Required Skills: EE fundamentals – capacitors, resistors, inductors, regulators, Op-Amps, C++, etc.
Preferred Skills: Python scripting
Education Level: 3rd year college undergraduate (or in MS/PhD program)
Field(s) of Study: EE or related.
Additional Information
This position is based in San Jose, CA and requires reliable transportation to and from the workplace.
Please note that housing, relocation assistance, and accommodation are not provided for this internship. Candidates are responsible for securing their own lodging and travel arrangements.
Power Integrations is committed to building teams that drive innovation and therefore review a range of factors when determining compensation. The hourly pay range for this internship is $32 to $34. Our pay ranges are determined by role, level, qualifications and work location.
The range displayed on the job posting reflects the minimum and maximum target for this intern in California. Within the range, individual pay is determined by additional factors, including job‑related skills, experience, and relevant education or training.
Internship Title: Test Engineering Intern
Team: Test Engineering
Location: San Jose, CA
Role Description:
Internship Summary, Responsibilities, and Deliverables:
Summary
The Test Engineering Intern will support development, characterization, and validation of mixed‑signal and digital semiconductor devices. The intern will work closely with senior test engineers on tasks involving ATE test development, load‑board hardware bring‑up, lab measurements, and data analysis. This role is designed to give hands‑on exposure to real production‑level workflows including test automation, debug methodology, and hardware validation processes.
The ideal candidate is pursuing a degree in Electrical Engineering or a related field, has strong fundamentals in circuits and digital logic, and is eager to learn practical lab and ATE skills. Basic knowledge of C++ is required.
Responsibilities:
- ATE test development — Assist in writing, modifying, and debugging test programs for device characterization and validation.
- Load‑board bring‑up — Support schematic review, continuity checks, signal verification, and functional validation of new load‑board designs.
- Lab measurements — Perform bench measurements using oscilloscopes & DMMs under engineer supervision.
- Data analysis — Analyze test results and summarize findings.
- Debug support — Assist in root‑cause investigations for test failures, measurement discrepancies or hardware issues.
- Documentation — Maintain clear documentation of test procedures, measurement setups, and results.
Expected Learning Outcomes:
- Understand semiconductor debug fundamentals.
- Get familiar with datasheets and other technical documents.
- Learn Cadence HW developments tools.
- Understand fundamentals of ATE testers, instruments, oscilloscopes and meters.
- Learn how to apply C++ coding.
- Get trained in JIRA, Confluence and Bitbucket.
- Develop interpersonal and communications skills.
Qualifications & Requirements
Required Skills: EE fundamentals – capacitors, resistors, inductors, regulators, Op-Amps, C++, etc.
Preferred Skills: Python scripting
Education Level: 3rd year college undergraduate (or in MS/PhD program)
Field(s) of Study: EE or related.
Additional Information
This position is based in San Jose, CA and requires reliable transportation to and from the workplace.
Please note that housing, relocation assistance, and accommodation are not provided for this internship. Candidates are responsible for securing their own lodging and travel arrangements.
Power Integrations is committed to building teams that drive innovation and therefore review a range of factors when determining compensation. The hourly pay range for this internship is $32 to $34. Our pay ranges are determined by role, level, qualifications and work location.
The range displayed on the job posting reflects the minimum and maximum target for this intern in California. Within the range, individual pay is determined by additional factors, including job‑related skills, experience, and relevant education or training.
CPT Electronics Job Roles in California
See all 131+ Electronics CPT Jobs in California
Sign up for free to filter by visa type, set job alerts, and find employers with verified sponsorship history.
Search Electronics Jobs in CaliforniaElectronics CPT Sponsorship Jobs in California: Frequently Asked Questions
Which electronics companies in California sponsor F-1 CPT visas?
Companies with consistent track records of hosting F-1 CPT students in electronics roles include Apple, Intel, Qualcomm, Broadcom, NVIDIA, and Applied Materials, along with mid-size semiconductor firms in Silicon Valley and San Diego. Sponsorship availability varies by team and hiring cycle, and not every open role will qualify for CPT. Students should confirm with their DSO that the role and employer meet their program's CPT requirements before accepting an offer.
Which cities in California have the most electronics F-1 CPT sponsorship jobs?
The San Jose and Santa Clara area leads for semiconductor and hardware roles, driven by the dense concentration of chipmakers and EDA companies. San Diego is a major hub for wireless and RF engineering, anchored by Qualcomm and its supplier ecosystem. Los Angeles has growing demand in defense electronics and consumer hardware. Sacramento and the East Bay also have opportunities, particularly with companies in power electronics and embedded systems.
What types of electronics roles typically qualify for F-1 CPT sponsorship?
Roles that commonly qualify include hardware engineering internships, embedded software development, VLSI and chip design, PCB design, RF and antenna engineering, test and validation engineering, and FPGA development. The role must directly relate to your declared major and be authorized by your university's DSO as part of your curriculum. Generic administrative or sales roles at electronics companies generally do not qualify for CPT, even if the employer operates in the industry.
How do I find electronics F-1 CPT sponsorship jobs in California?
Migrate Mate is built specifically for international students seeking F-1 CPT sponsorship jobs and lets you filter by visa type, industry, and state, so you can browse electronics roles in California without sifting through listings that don't support CPT. Beyond using Migrate Mate, coordinating with your university's career center and DSO is important, since CPT authorization requires employer and role verification before you can start.
Are there any California-specific considerations for F-1 CPT in the electronics industry?
California's electronics industry is heavily IP-sensitive, and some employers, particularly in semiconductor design and defense, require background checks or U.S. person status for certain projects. This can limit which teams or roles are accessible on F-1 CPT. Additionally, California's dense university network means strong competition for CPT positions at top employers. Starting your DSO coordination and application process early in the semester significantly improves your chances of securing authorization in time.