Hardware Engineer Jobs at Celestica with Visa Sponsorship
Hardware Engineer jobs at Celestica span product design, PCB development, and systems integration for global electronics manufacturing programs. The company has a track record of sponsoring international engineers at various career stages, making it a realistic target if you're on OPT, TN visa status, or pursuing longer-term permanent residency pathways.
Find Hardware Engineer Jobs at CelesticaOverview
Showing 5 of 10+ Hardware Engineer Jobs at Celestica
See all Hardware Engineer Jobs at Celestica
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Hardware Engineer Jobs at Celestica.
Get Access To All JobsSummary
Celestica is seeking a Principal Hardware Systems Architect for Compute Platforms to provide senior technical leadership for the architecture and development of next-generation AI, accelerated computing, and high-performance data center platforms.
This role will lead compute-platform architecture spanning CPUs, GPUs and AI accelerators, memory, storage, PCIe/CXL, scale-up interconnects, and compute-node/tray architecture, while collaborating with peer domain architects and engineering leaders to define complete rack and multi-rack systems incorporating networking, power, thermal, mechanical, firmware, and system-management technologies.
This is a system and platform architecture role, not a processor or ASIC design role. The successful candidate will operate above the component level, translating customer requirements, workload needs, and technology roadmaps into scalable compute architectures.
A critical aspect of the position is understanding that next-generation AI infrastructure can no longer be optimized as independent compute, networking, power, and cooling subsystems. The Compute Architect will partner closely with Celestica’s Network Architect and other domain experts to optimize the complete AI system from compute node through rack and multi-rack deployments.
Skills & Responsibilities:
Compute Platform Architecture
- Define architecture for next-generation AI, accelerated-compute, server, and high-performance computing platforms.
- Own architectural definition of:
- CPU architectures
- GPU and AI accelerator subsystems
- Memory and HBM architectures
- PCIe and CXL fabrics
- Local storage and NVMe architectures
- GPU/accelerator topology
- Scale-up interconnect architecture
- Compute node and tray architecture
- Establish compute-system requirements, interfaces, partitioning, and architectural tradeoffs.
- Evaluate alternatives based on performance, bandwidth, latency, power, thermal density, reliability, cost, scalability, serviceability, and manufacturability.
- Develop reusable compute-platform architectures and building blocks that can be leveraged across customers and programs.
AI & Compute Technology Leadership
- Maintain deep technical understanding of evolving CPU, GPU, AI accelerator, memory, storage, and interconnect technologies.
- Track and evaluate technology roadmaps from leading compute ecosystem suppliers including NVIDIA, AMD, Intel, ARM ecosystem companies, and emerging AI accelerator providers.
- Understand emerging AI compute architectures and their implications for:
- Accelerator density
- Memory bandwidth
- PCIe/CXL connectivity
- Scale-up fabrics
- Scale-out networking
- Rack power
- Liquid cooling
- Rack and cluster architecture
- Lead architectural evaluation of scale-up technologies, including NVLink/NVSwitch-class technologies and emerging accelerator interconnects.
Integrated Rack & Multi-Rack Architecture
- Partner with peer system architects to define integrated rack and multi-rack architectures spanning compute, networking, power, thermal, mechanical, firmware, and system-management domains.
- Optimize architecture as a complete AI system rather than as independent compute or networking platforms.
- Partner closely with the Network Architect to establish the interface between accelerator scale-up architectures and network scale-out architectures.
- Jointly evaluate system-level architectural tradeoffs where compute and networking intersect, including:
- Accelerator density
- Fabric bandwidth
- NIC/DPU architecture
- Switch topology
- Latency
- Power consumption
- Thermal density
- Reliability
- Cost
- Scalability
- Work with Power, Thermal, Mechanical, Reliability, Firmware, and Validation engineering teams to establish system-level requirements and interfaces.
- Drive architectural thinking from compute node tray rack multi-rack AI system.
Experience Requirements
Required Qualifications
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or related technical field.
- Typically 12+ years of relevant hardware and system-development experience, with significant experience in server, compute, AI, HPC, or data-center platforms.
- Demonstrated experience defining or leading system-level architecture for complex compute platforms.
- Strong knowledge of modern server architectures including x86 and/or ARM processors, GPUs/accelerators, DDR/HBM, PCIe, CXL, NVMe/storage, and high-speed interconnects.
- Strong understanding of the relationships among compute, networking, memory, power, and thermal architecture.
- Experience taking complex platforms from early architecture through development, validation, and production.
- Ability to make and communicate system-level engineering tradeoffs involving performance, cost, power, thermal, reliability, and schedule.
- Strong technical communication and presentation skills.
- Ability to influence technical decisions across multiple engineering disciplines without relying on direct organizational authority.
- Experience engaging directly with customers, silicon vendors, and technology partners.
Preferred Qualifications
- Experience architecting GPU-based AI training or inference platforms.
- Experience with NVIDIA, AMD, Intel, or other accelerator-based platforms.
- Experience with rack-scale AI systems and high-density compute architectures.
- Knowledge of NVLink/NVSwitch-class technologies or comparable scale-up fabrics.
- Working knowledge of high-performance Ethernet and/or InfiniBand scale-out architectures.
- Experience with advanced liquid-cooled compute platforms.
- Experience with high-power rack architectures reaching hundreds of kilowatts per rack.
- Experience working with hyperscale or cloud-service-provider customers.
- Experience developing reusable platform architectures.
- Experience contributing to technology roadmaps, invention disclosures, patents, or advanced-development programs.
Typical Education
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or related technical field.
- Educational Requirements may vary by Geography.
Notes
This job description is not intended to be an exhaustive list of all duties and responsibilities of the position. Employees are held accountable for all duties of the job. Job duties and the % of time identified for any function are subject to change at any time.
Celestica is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, pregnancy, genetic information, disability, status as a protected veteran, or any other protected category under applicable federal, state, and local laws.
This policy applies to hiring, promotion, discharge, pay, fringe benefits, job training, classification, referral and other aspects of employment and also states that retaliation against a person who files a charge of discrimination, participates in a discrimination proceeding, or otherwise opposes an unlawful employment practice will not be tolerated. All information will be kept confidential according to EEO guidelines.
Celestica is an E-Verify employer.
Location:
Req ID: 140082
Region: Americas
Country: USA
State/Province: California
City: San Jose
Summary
Celestica is seeking a Principal Hardware Systems Architect for Compute Platforms to provide senior technical leadership for the architecture and development of next-generation AI, accelerated computing, and high-performance data center platforms.
This role will lead compute-platform architecture spanning CPUs, GPUs and AI accelerators, memory, storage, PCIe/CXL, scale-up interconnects, and compute-node/tray architecture, while collaborating with peer domain architects and engineering leaders to define complete rack and multi-rack systems incorporating networking, power, thermal, mechanical, firmware, and system-management technologies.
This is a system and platform architecture role, not a processor or ASIC design role. The successful candidate will operate above the component level, translating customer requirements, workload needs, and technology roadmaps into scalable compute architectures.
A critical aspect of the position is understanding that next-generation AI infrastructure can no longer be optimized as independent compute, networking, power, and cooling subsystems. The Compute Architect will partner closely with Celestica’s Network Architect and other domain experts to optimize the complete AI system from compute node through rack and multi-rack deployments.
Skills & Responsibilities:
Compute Platform Architecture
- Define architecture for next-generation AI, accelerated-compute, server, and high-performance computing platforms.
- Own architectural definition of:
- CPU architectures
- GPU and AI accelerator subsystems
- Memory and HBM architectures
- PCIe and CXL fabrics
- Local storage and NVMe architectures
- GPU/accelerator topology
- Scale-up interconnect architecture
- Compute node and tray architecture
- Establish compute-system requirements, interfaces, partitioning, and architectural tradeoffs.
- Evaluate alternatives based on performance, bandwidth, latency, power, thermal density, reliability, cost, scalability, serviceability, and manufacturability.
- Develop reusable compute-platform architectures and building blocks that can be leveraged across customers and programs.
AI & Compute Technology Leadership
- Maintain deep technical understanding of evolving CPU, GPU, AI accelerator, memory, storage, and interconnect technologies.
- Track and evaluate technology roadmaps from leading compute ecosystem suppliers including NVIDIA, AMD, Intel, ARM ecosystem companies, and emerging AI accelerator providers.
- Understand emerging AI compute architectures and their implications for:
- Accelerator density
- Memory bandwidth
- PCIe/CXL connectivity
- Scale-up fabrics
- Scale-out networking
- Rack power
- Liquid cooling
- Rack and cluster architecture
- Lead architectural evaluation of scale-up technologies, including NVLink/NVSwitch-class technologies and emerging accelerator interconnects.
Integrated Rack & Multi-Rack Architecture
- Partner with peer system architects to define integrated rack and multi-rack architectures spanning compute, networking, power, thermal, mechanical, firmware, and system-management domains.
- Optimize architecture as a complete AI system rather than as independent compute or networking platforms.
- Partner closely with the Network Architect to establish the interface between accelerator scale-up architectures and network scale-out architectures.
- Jointly evaluate system-level architectural tradeoffs where compute and networking intersect, including:
- Accelerator density
- Fabric bandwidth
- NIC/DPU architecture
- Switch topology
- Latency
- Power consumption
- Thermal density
- Reliability
- Cost
- Scalability
- Work with Power, Thermal, Mechanical, Reliability, Firmware, and Validation engineering teams to establish system-level requirements and interfaces.
- Drive architectural thinking from compute node tray rack multi-rack AI system.
Experience Requirements
Required Qualifications
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or related technical field.
- Typically 12+ years of relevant hardware and system-development experience, with significant experience in server, compute, AI, HPC, or data-center platforms.
- Demonstrated experience defining or leading system-level architecture for complex compute platforms.
- Strong knowledge of modern server architectures including x86 and/or ARM processors, GPUs/accelerators, DDR/HBM, PCIe, CXL, NVMe/storage, and high-speed interconnects.
- Strong understanding of the relationships among compute, networking, memory, power, and thermal architecture.
- Experience taking complex platforms from early architecture through development, validation, and production.
- Ability to make and communicate system-level engineering tradeoffs involving performance, cost, power, thermal, reliability, and schedule.
- Strong technical communication and presentation skills.
- Ability to influence technical decisions across multiple engineering disciplines without relying on direct organizational authority.
- Experience engaging directly with customers, silicon vendors, and technology partners.
Preferred Qualifications
- Experience architecting GPU-based AI training or inference platforms.
- Experience with NVIDIA, AMD, Intel, or other accelerator-based platforms.
- Experience with rack-scale AI systems and high-density compute architectures.
- Knowledge of NVLink/NVSwitch-class technologies or comparable scale-up fabrics.
- Working knowledge of high-performance Ethernet and/or InfiniBand scale-out architectures.
- Experience with advanced liquid-cooled compute platforms.
- Experience with high-power rack architectures reaching hundreds of kilowatts per rack.
- Experience working with hyperscale or cloud-service-provider customers.
- Experience developing reusable platform architectures.
- Experience contributing to technology roadmaps, invention disclosures, patents, or advanced-development programs.
Typical Education
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, Physics, or related technical field.
- Educational Requirements may vary by Geography.
Notes
This job description is not intended to be an exhaustive list of all duties and responsibilities of the position. Employees are held accountable for all duties of the job. Job duties and the % of time identified for any function are subject to change at any time.
Celestica is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, pregnancy, genetic information, disability, status as a protected veteran, or any other protected category under applicable federal, state, and local laws.
This policy applies to hiring, promotion, discharge, pay, fringe benefits, job training, classification, referral and other aspects of employment and also states that retaliation against a person who files a charge of discrimination, participates in a discrimination proceeding, or otherwise opposes an unlawful employment practice will not be tolerated. All information will be kept confidential according to EEO guidelines.
Celestica is an E-Verify employer.
Location:
Req ID: 140082
Region: Americas
Country: USA
State/Province: California
City: San Jose
See all Hardware Engineer Jobs at Celestica
Sign up for free to unlock all listings, filter by visa type, and get alerts for new Hardware Engineer Jobs at Celestica.
Get Access To All JobsTips for Finding Hardware Engineer Jobs at Celestica
Align your credentials to specialty occupation standards
Celestica's Hardware Engineer roles typically require a degree in electrical engineering, computer engineering, or a closely related field. Make sure your transcripts and credential evaluations clearly reflect that match before applying, since USCIS scrutinizes specialty occupation eligibility heavily for engineering petitions.
Target roles in Celestica's core product lines
Celestica's hardware openings cluster around PCB design, signal integrity, power systems, and test engineering. Filtering applications to these technical verticals improves your chances of landing a role with clear sponsorship precedent rather than ambiguous hybrid positions that can complicate visa filings.
Use Migrate Mate to surface open Hardware Engineer roles
Celestica posts hardware positions across multiple locations at varying seniority levels. Use Migrate Mate to filter verified sponsorship-eligible roles at Celestica so you're applying to openings where international candidates have a realistic path forward.
Understand how TN status applies to your background
If you hold Canadian or Mexican citizenship, Celestica's Hardware Engineer roles can qualify for TN status under the engineer category, which bypasses the H-1B lottery entirely. Confirm your degree field maps to the DOL's approved TN engineer definition before relying on this pathway.
Negotiate OPT start dates around Celestica's hiring cycles
Celestica typically ramps hardware hiring ahead of major program milestones. If you're on F-1 OPT, timing your application so your authorization start date aligns with their project onboarding windows reduces the gap between offer and employment eligibility.
Prepare for PERM early if targeting a Green Card
EB-2 and EB-3 PERM filings require Celestica to conduct a formal recruitment process through DOL before sponsoring permanent residency. Raise your long-term immigration goals during offer negotiations so the employer can factor PERM timelines into your employment planning from the start.
Frequently Asked Questions
Does Celestica sponsor H-1B visas for Hardware Engineers?
Celestica has sponsored work visas for Hardware Engineers, though its primary documented pathways include EB-2, EB-3, F-1 OPT, F-1 CPT, and TN. H-1B visa sponsorship is possible but subject to the annual lottery, which USCIS runs each spring for an October 1 start date. If you're already on a valid nonimmigrant status, discuss timing with the recruiter early in the process.
How do I apply for Hardware Engineer jobs at Celestica?
Apply directly through Celestica's careers portal, tailoring your resume to the specific technical discipline listed, whether that's PCB layout, signal integrity, power electronics, or test engineering. You can also browse verified sponsorship-eligible Hardware Engineer openings at Celestica through Migrate Mate, which filters roles by visa type so you can confirm international candidates are welcome before investing time in an application.
Which visa types does Celestica commonly use for Hardware Engineers?
Celestica has sponsored Hardware Engineers through F-1 OPT and CPT for recent graduates, TN status for Canadian and Mexican citizens with qualifying engineering degrees, and EB-2 or EB-3 Green Card pathways for longer-term hires. The right pathway depends on your citizenship, degree field, and career stage. TN is often the fastest route if you're eligible, since it avoids the H-1B lottery entirely.
What qualifications does Celestica expect for Hardware Engineer roles?
Most Celestica Hardware Engineer postings require a bachelor's degree in electrical engineering, computer engineering, or a related discipline. Roles in PCB design often expect proficiency with tools like Cadence Allegro or Altium. For USCIS specialty occupation purposes, your degree field needs to directly relate to the job duties, so a general engineering degree paired with a hardware-focused portfolio strengthens your petition considerably.
How long does the visa sponsorship process take for a Celestica Hardware Engineer offer?
Timeline depends heavily on the visa type. TN can be processed at the border or port of entry in a single day for eligible candidates. F-1 OPT authorization from USCIS typically takes 90 days, so apply as early as possible. EB-2 and EB-3 PERM filings through DOL can take six months or more before a Green Card petition is even filed, making early planning with your employer essential.