Verification Engineer Jobs in Minnesota
Verification Engineer jobs in Minnesota are concentrated in the Twin Cities metro, with Rochester and Duluth adding steady demand across medical devices, semiconductors, and defense electronics. Companies like Medtronic, Boston Scientific, and Honeywell maintain large engineering operations in Minnesota and recruit verification engineers at every level from new graduate to principal. Hardware validation, software verification, and test automation are the specialties drawing the most consistent interest from Minnesota hiring teams. Scan the live roles below and apply to whichever ones fit.
Find Verification Engineer JobsOverview
Showing 5 of 12+ Verification Engineer jobs
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job.
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
We are looking for a detail-oriented and experienced VLSI ASIC Verification Engineer to join our silicon engineering team. In this role, you will own the functional verification of complex digital blocks and subsystems. You will build scalable, reusable UVM testbenches, drive constrained-random and assertion-based verification, and ensure zero-bug tape-outs.
Key Responsibilities
- Verification Planning: Analyze micro-architectural specifications to create comprehensive verification plans, trace requirements, and identify edge/corner cases.
- Testbench Development: Design and build modular, reusable verification environments and testbenches using SystemVerilog and Universal Verification Methodology (UVM).
- Stimulus & Scoreboarding: Develop constrained-random stimulus, functional coverage models, scoreboards, and reference models.
- Assertions & Debug: Write SystemVerilog Assertions (SVA) to catch design violations early, run simulations, debug waveforms, and root-cause RTL-to-testbench mismatches.
- Coverage Closure: Drive functional and code coverage to 100% closure prior to tape-out.
- Automation & Regressions: Maintain automated regression suites using scripting languages like Python, Perl, or Tcl.
Required Qualifications
- Education: B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field.
- Experience: minimum 8 years of hands-on experience in ASIC, SoC, or IP design verification.
- Core Methodologies: Deep proficiency in SystemVerilog and UVM architectures (agents, drivers, monitors, scoreboards, virtual sequences).
- Bus Protocols: Solid working knowledge of AMBA protocols (AXI, AHB, APB) and memory/DMA controllers.
- Verification Techniques: Proven track record in constrained-random verification, functional coverage closure, and assertion-based verification (SVA).
- EDA Tools: Hands-on experience with industry-standard simulation and debug tools (e.g., Synopsys VCS, Cadence Xcelium/Incisive, Mentor/Siemens Questa, or Verdi).
- Scripting: Strong scripting skills (Ex: Python, Tcl, or Perl) for build-flow automation and regression management.
Preferred Qualifications
- Familiarity with formal verification tools and techniques.
- Processor Architectures: Hands-on verification experience with RISC-V, ARM, or x86 core or subsystem architectures.
- CPU Pipeline & Core Verification: Deep understanding of processor pipelines, branch prediction, out-of-order execution, superscalar designs, and execution units (ALU/FPU).
- Memory Subsystem Expertise: Familiarity with verifying complex memory hierarchies, including L1/L2 caches, cache coherency protocols (AMBA CHI / ACE), MMUs, and virtual memory management.
- Exposure to high-speed interfaces or external protocols (DDR, PCIe, NVMe, SATA, or SAS).
Compensation and Benefits
The annual base salary range for this position is USD 109,700.00 To USD 175,500.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job.
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
We are looking for a detail-oriented and experienced VLSI ASIC Verification Engineer to join our silicon engineering team. In this role, you will own the functional verification of complex digital blocks and subsystems. You will build scalable, reusable UVM testbenches, drive constrained-random and assertion-based verification, and ensure zero-bug tape-outs.
Key Responsibilities
- Verification Planning: Analyze micro-architectural specifications to create comprehensive verification plans, trace requirements, and identify edge/corner cases.
- Testbench Development: Design and build modular, reusable verification environments and testbenches using SystemVerilog and Universal Verification Methodology (UVM).
- Stimulus & Scoreboarding: Develop constrained-random stimulus, functional coverage models, scoreboards, and reference models.
- Assertions & Debug: Write SystemVerilog Assertions (SVA) to catch design violations early, run simulations, debug waveforms, and root-cause RTL-to-testbench mismatches.
- Coverage Closure: Drive functional and code coverage to 100% closure prior to tape-out.
- Automation & Regressions: Maintain automated regression suites using scripting languages like Python, Perl, or Tcl.
Required Qualifications
- Education: B.S. or M.S. in Electrical Engineering, Computer Engineering, or a related field.
- Experience: minimum 8 years of hands-on experience in ASIC, SoC, or IP design verification.
- Core Methodologies: Deep proficiency in SystemVerilog and UVM architectures (agents, drivers, monitors, scoreboards, virtual sequences).
- Bus Protocols: Solid working knowledge of AMBA protocols (AXI, AHB, APB) and memory/DMA controllers.
- Verification Techniques: Proven track record in constrained-random verification, functional coverage closure, and assertion-based verification (SVA).
- EDA Tools: Hands-on experience with industry-standard simulation and debug tools (e.g., Synopsys VCS, Cadence Xcelium/Incisive, Mentor/Siemens Questa, or Verdi).
- Scripting: Strong scripting skills (Ex: Python, Tcl, or Perl) for build-flow automation and regression management.
Preferred Qualifications
- Familiarity with formal verification tools and techniques.
- Processor Architectures: Hands-on verification experience with RISC-V, ARM, or x86 core or subsystem architectures.
- CPU Pipeline & Core Verification: Deep understanding of processor pipelines, branch prediction, out-of-order execution, superscalar designs, and execution units (ALU/FPU).
- Memory Subsystem Expertise: Familiarity with verifying complex memory hierarchies, including L1/L2 caches, cache coherency protocols (AMBA CHI / ACE), MMUs, and virtual memory management.
- Exposure to high-speed interfaces or external protocols (DDR, PCIe, NVMe, SATA, or SAS).
Compensation and Benefits
The annual base salary range for this position is USD 109,700.00 To USD 175,500.00
As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
See All 12 Verification Engineer Jobs in Minnesota
Find roles in Minnesota that match your experience and apply in just a few clicks.
Find Verification Engineer JobsVerification Engineer Jobs by City in Minnesota
Where Minnesota roles are concentrated, by current openings.
Verification Engineer Job Market in Minnesota
A snapshot from current Minnesota openings, updated as new roles post.
Who's Hiring
Top Industries Hiring
- Technology & Software
- Consulting & Professional Services
What Minnesota Employers Look For
The qualifications that appear most often in verification engineer jobs across Minnesota.
- Bachelor's degree in electrical engineering, computer engineering, or closely related field
- Hands-on experience writing and executing verification test plans and protocols
- Proficiency with scripting or automation languages such as Python or MATLAB
- Familiarity with design verification in regulated industries such as medical devices or aerospace
- Experience using version control systems and defect tracking tools such as JIRA
- Strong written and verbal communication skills for cross-functional team collaboration
Verification Engineer Jobs in Minnesota: Frequently Asked Questions
How do you become a verification engineer in Minnesota?
Most verification engineer positions in Minnesota require a bachelor's degree in electrical engineering, computer engineering, or a related discipline. Minnesota does not have a state-issued license specific to verification engineering, so employers screen on technical education and demonstrated experience with test protocols. Candidates targeting regulated industries like medical devices can strengthen their profile by earning a Certified Software Testing Professional credential or completing relevant coursework in FDA quality systems, both recognized by Minnesota's large medtech employers.
Which companies hire verification engineers in Minnesota?
Minnesota verification engineer roles are posted by Starkey, Broadcom, and Hewlett Packard Enterprise | HPE and others right now, based on current listings on Migrate Mate as of November 2026. Minnesota's deep medtech and defense manufacturing base means many of these openings sit inside large, established organizations with multi-year hiring pipelines rather than startups.
Which Minnesota cities have the most verification engineer jobs?
Eden Prairie, Bloomington, and Minneapolis account for the largest share of verification engineer openings in Minnesota. The Twin Cities area drives volume through its concentration of medical device headquarters, semiconductor facilities, and aerospace suppliers, while Rochester benefits directly from the engineering and technology operations that support its large healthcare and technology employers.
Are there remote verification engineer jobs in Minnesota?
Yes, but they're less common than in purely software-focused fields because verification work often requires access to physical test equipment and lab environments. About 0% of verification engineer openings tied to Minnesota are remote or hybrid as of November 2026, reflecting a mix of on-site hardware roles and more flexible software verification positions. Test automation, requirements analysis, and documentation review are the tasks most likely to be approved for remote scheduling.
How can I get hired as a verification engineer in Minnesota with little or no experience?
The most realistic entry path is an engineering co-op or internship with one of Minnesota's medtech or defense manufacturers, where structured programs at companies like Medtronic or Benchmark Electronics routinely convert participants into full-time hires. Candidates from adjacent roles such as quality technician, test technician, or manufacturing engineer can move laterally by demonstrating hands-on experience with test protocols. Building a portfolio that documents a verification plan you wrote or a defect you traced to root cause gives hiring teams in Minnesota something concrete to evaluate.
Where can I find and apply to verification engineer jobs in Minnesota?
You can find and apply to verification engineer jobs in Minnesota on Migrate Mate, which lists current Minnesota openings across medtech, defense, and industrial employers. Search the roles that match your experience level and specialization, then apply directly to the ones that fit your background.
See All 12 Verification Engineer Jobs in Minnesota
Find roles in Minnesota that match your experience and apply in just a few clicks.
Find Verification Engineer Jobs